NA by Perry, Mark L.
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1983
Logic design of a shared disk system in a
multi-micro computer environment.
Perry, Mark L.
Monterey, California. Naval Postgraduate School
http://hdl.handle.net/10945/19869
mm












Tbeais Advisor: M, L. Cotton




SCCuniTY CLASSIFICATION OF THIS PAGE (Whun Dmlm EnlcradJ
REPORT DOCUMENTATION PAGE READ INSTRUCTIONSBEFORE COMPLETING FORM
i. RgPOWf NUMBER 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER
4. TITUE (and Subtltta)
Logic Design of a Shared Disk System
in a Multi-Micro Computer Environment
5. TYPE OF REPORT i, PERIOD COVERED
Master's Thesis
June 1983
6. PERFORMING ORG. REPORT NUMBER
7. MJTHOn(») 8. CONTRACT OR GRANT NUMBERC*;
Mark L. Perry
9. PenrORMINO OnOANIZATION NAME AND ADDRESS
Naval Postgraduate School
Monterev. California 93940
10. PROGRAM ELEMENT, PROJECT, TASK
AREA 4 WORK UNIT NUMBERS





13. NUMBER OF PAGES
200
U. MONITORING AGENCY NAME « AOORESSC// dlll0riit /ram Conlrolllnt Ollict)
Naval Postgraduate School
Monterey, California 93940
15. SECURITY CLASS, (ol thia report)
Unclassified
16. OISTRISUTION STATEMENT (ol thl» Rmporl)
Approved for public release; distribution unlimited.
17. DISTRIBUTION STATEMENT (ol (ha abatract Mi(«r«d In Block 30. It ditloront from Rmport)
It. SUR^LCMENTARY NOTES
19. KEY WORDS (Continuo an tovtao aldo it noeoooaty and tdantlty by block numbmr)
multi-user, Micropolis, CP/M-86, hard disk, disk interface,
AEGIS, parallel l/O, shared resources.
20. ABSTRACT (CanUnua an rovaraa aldm It nacaaamrr and Idrnntlty by block numbar)
This thesis describes the detailed interface design and
implementation of the Micropolis 1220 ri^id disk storage unit
into the AEGIS multiuser environmento At the onset of this
work, the AEGIS development system consisted of an MBB-80
bubble memory, the REMEX Data Warehouse disk system, and four
INTEL iSBC 88/12A single board computers. The Micropolis
DO ,:'2:"„ 1473 EDITION OF t NOV SS IS OBSOLETE
S/N 0102- LF- 014- 6601 UNCLASSIFIED

unnyiirt-asif i£iL»
SECURITY CLASSIFICATION OF THIS PACE (Whmt Dmtm Enfrmd)
(continuation of absrtact)
interface was accomplished utilizing the INTEL 8255
programmable parallel I/O port resident on one of the
AEGIS iSBC 86/12A computers. The iSBC 80/l2A used for
the interface can still be operated as an independent
computer with all Micropolis disk operations being
transparent to- the user. The Micropolis disk unit
adds an additional 35.8 megabytes of online storage
to the AEGIS system. Utilization of the Micropolis
disk system as a software development storage media
will free the REMEX Data Warehouse for storage of
"radar data" to emulate the SPY-IA radar.
S'N 0102- LF-014-6601
UNCLASSIFIED
2 SECURITY CLASSIFICATION OF THIS PAGEfWh»n Dmim Bnfrad)

Approved for puDlic release; listrl Dution uniinitea




Captain, (Jni ted'^'S tates Army
B.S.t Purdue University, 1976
Submittea in partial fulfillment of tne
requirements for tne degree of





DudleyKnox Library. NPSMonterey, CA 93943
ABSTRACT
Ttiis tnesis describes ttie aetaiiea interface design and
implementation of tne Micropoiis 1^20 ri^id disK storage
unit into tne ASGIS multiuser environment. At tne onset of
tnis worir, tne AEJJIS development system consisted of an ^BB-
80 bu&ble memory, tne REMEX Data Warenouse disK system, and
four INTEL iSBC S6/12A single board computers. Tne
Micropolis interface was accomplisned utilizing tne INTEL
8255 programmable parallel I/O port resident on one cf tne
AEGIS iSBC 86/12A computers. Tne iSBC e6/12A used for tne
Interface can still be operated as an independent computer
witn all Micropolis dist operations bein^ transparent to tne
user. Tne Micropolis disK unit adds an additional 35.5
megabytes of online storage to tne AEGIS system.
Utilization of tne Micropolis disu: system as a soft*/are
development storage media will free tne REMEX Data Warenouse
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B. GENERAL DISCUSSION
Tne AEGIS weapons system simulation project is an
ongoing study currently being conducted at tne Naval
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Postgraduate Scnooi. The primary oDjective of tnis stuiy is
to investigate tne feasibility of replacing tne present,
four-processor AN/UIK-7 mainfraTie computer witn a multiple
microcomputer cased arcnitecture.
Tne primary mission of tne multiprocessor system is to
provide computer control for tne SPT-IA radar system. Tnis
system collects lar^e amounts of data concernina- target
detection and acquisition wnicn must oe processed in real-
time. A microcomputer based system can provide tne same
signal processing in real-time only if '^ore tnan one
processor is used and tne computations are performed
concurrently.
Tnus, tne first logical step of tne A2GIS study was to
identify a viable microcomputer and design an efficient
operating system capable of manaffin? concurrent processes.
A detailed design of sucn an operating system was presented
by Wasson in 199e [Ref. IJ. Tnis design was based on tne
INTEL iSBC 3b/lHA microcomputer. Tnis is a sins'le board
computer based on tne INTEL efe5B6 16-bit microprocessor. Tne
operatine- system, :iCCRTEX, was implemented usins .Vasson's
design and refined many times. Klinefelter demonstrated tne
first truly efficient implementation of ^'CORTEX witn four
iSEC 8b/12A's in June of 1962 [Ref. 2j
.
Because rCORTEX was a very specialized manager of
concurrent processes, it was not an operating system well
suited for program moaule development. Thus, tne next
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logical step of tne projeci was do identify an operating
system that could be easily integrated into tne sar^e
nardware utilized by MCORTSX. Tnis would allow tne sane
system to oe used for 5ot& signal processing erruiation by
MCORTEX and as a software development tool. CP/M-Be,
developed by Digital Researcn for use witn tne INTEL eeee
microprocessor, was cnosen for ttis purpose. Tnis cnoice
offered tne maximum in flexibility m tnat tnis operating
system could be user configured for different or -^nan^in?
nardware environments.
^iife Canlalor be^an tne integration process by moiifyin?
the Basic Input/Output System (BIOS) of CP/M-56 for use on
an INTEL ^DS system. This was demonstrated in June of 1981.
[Ref. 2
J
Hici^lin and Neufell continued tne integration process by
adding a bubble memory to tne MULTIBUS and ae-ain altering
tne BIOS to reflect tae current nardware [Ref. 4:J . Due to
tne non-volatile nature of a bubble memory, it was used in
tnis application to store tne CP/M-etj operating system.
Tnis permitted a fast, easy metnod of downloading tne
operating system into random access memory (RAM) wnen power
was applied to the system.
Since the Klinefelter demonstration employed simulated
processes, it was necessary to develop a method by wnicn tne
SPY-lA radar could be emulated in real-time. A nard disK
12

drive, interfaced tarou^n direct memory access (Dr^A), was
deternined suitacle for tnis purpose due to its ni^n speed
and large storage capacity. It was also considered
desirable to rriafce maximum use of tne available nardware wnen
the system was bein? operated in trie software development
mode. Tnis required tnat eacn single board computer nave
tne capability of supporting an independent user. Tnese two
concepts were brougnt togetner and demonstrated witn a four-
board, multi-user system by Almuuist and Stevens in December
1982. [Ref. 5J
At tnis point tne system still lacked a capability of
storing software for future refinement. Tnis tnesis
completes tne program development system by presenting tne
nardware interface design and software implementation of tne
Micropolis disi drive into tne multi-user system as
developed by Almquist and Stevens.
C. FORMAT OF THESIS
Cnapter I gives a general overview of tne AEGIS researcn
effort. It also provides a general developmental nistory of
tne project and explains wny tne researcn worse accomplisned
by tnis tnesis was essential to tne project.
Cnapter II addresses tne system arcni tecture . Detailed
discussion is ^iven of all major nardware components as tnis
was tde existing tiardware environment into wnicn tne
Micropolis disK drive nad to be interfaced.
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Cnapter III describes the details or tne AEGIS multiuser
systeij software. Tne standard CP/M-36 operating syste-n is
discussed in moderate detail. Also covered in tnis cnapter
is a powerful modification to CP/M-8b tnat was developed
durin? prior wort. Tnis modification provides a simple and
efficient metnod for altering the nardwars environment
supported by tne operating system.
The hardware interface developed for the "^icropolis disK
system is presented in Chapter IV. i'irst, the details of
tne reauirements imposed on the aesi^n of the interface oy
the ^icropolis controller are presented. This is followed
by the development of a functional interface to meet tnose
requiremen ts
.
Cnapter 7 presents the software implementation of the
Micropolis into the CP/^-e6 operating bystem ana Chapter 71
summarizes the development worlc accomplisnec during this
thesis. Included in Cnapter VI is a comparison of tne disK
access times required by the RE^EX Data Warehouse (a DMA
interfaced nard disx:) and tne f^icropolis disi system (a




As stated in tfte introduction, tns lesion of t.ne ^CORTEX
operating system and tne software deveiopment systerr was
based on tne INTEL iS£C e6/12A single board computer and
various periptieral components. Figure 2.1 depicts tne
interconnection of tnese components as tney eTistea at tne
onset of tftis researcn effort. In tne paragraphs tnat
follow* a description of eaca component, as well as its
role in tne overall system, is given. An exnaustive




Tne INTEL 84^86 is a nign performance, general purpose
lb-bit microprocessor. It is tne foundation upon wnicn tne
AEGIS developmental system is built. Refer to Figure 2.2
for a general overview of its internal structure and
organization. Tnis section is intenaed to give general
Knowledge about tnis device. A detailed description can
found in [Ref . bj .
1 . General Pu r^o s e and Fi ags Re£i s t ers
As can be seen in Figure :£.2, tnere are ei^nt 16-bit
general purpose registers. Four of tnese are byte or word
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remaining four are only word adarsssaDie and are referrel as
"lae pointer and index sroup".
Ttie flags register is lb bits wide and consists of
nine usable status bits. Tne remaining seven are undefined.
The nine bits are divided into six status flaes and three
control flags. Tne status flags are set cy tne d^ae as tne
result of arithmetic or logical operations. Tne control
flags are set tnrougn programmed instructions. Of
particular importance is tne IF control fla^. This flae is
used to enabie/iisable masicaole interrupts and must be
properly set for the system to function correctly. The IF
or interrupt-enable flag is discussed in greater detail in
Section 4 of this chapter.
2. §.§dniSS.I E^Siiiers
Although tne 8i£^6 nas segment registers and tne
technical literature discusses segmentation as related to
the microprocessor, this should not oe confused with
segmentation as is generally defined for operating systems.
The operating system definition supports tne ideas of memory
management and segment access cnecirs but tne 8ee6 nas no
special hardware tnat supplies tnese functions. However,
addressing is segment-li ffe in that it is two-dimensional.
Physical addresses are e-enerated from two 16-Dit
values; a base and an offset value. Tne base value is
shifted left four tits and the offset is added to this
18

snifted version to arrive at a pnysicai address. As an
example, consider me following:
i;000 — BAS£ VALUE
2AAA — OFFSET 7ALUE
Wnen tnese two nexidecimai values are added as descriDed
above, tae result is:
E2ee0 — SHIFTED iiASE VALUE
2AAA — OFFSET VALUE
F2AAA — PHYSICAL ADDRESS
It is tie segment registers tnat supply tne base value.
Tnis netnod of addressing results in a 20-Dit address or a
one megabyte address space.
Snown in Figure 2.2 are four segment registers.
Eacn are 15 bits wide and ^ive tne S086 access to 64
kilobytes of memory. Assuming tney are ea?n set to a
different 54il base, tnis will slve tne CPU access to a
maximum of 25bK bytes of memory at any instant of time.
Because tne segment registers are accessible to tne
software, tney can be prosrramma ti cally altered to any value.
THUS allowing addressing tnrougnout tne entire one mee:abyte
range.
Vnicti segment register is used and now tne offset
value is obtained depends upon tne instruction currently
beinff executed. Tne CS or code segment ree-ister points to
tne current code ses-ment. All executable instructions are
19

located in tnis segment. Tnerefore, tne address of tne next
instruction is computed usin? tfte CS register as tne Dase
and tne instruction pointer (IP) as tne offset. Ail staclc
operations utilize tne stacc segment (SS^ register as tne
Dase and tne stacK pointer (SP) as tne offset. Tne data
segment (D3) register and tne extra segment (£S) register
nave no explicit offset register associated witn tnem. Tnis
value is software controlled by supplyine* one of tne
registers in tne pointer and index ^roup as a oart of tne
instruction. Program variaoies are generally placed in tne
memory space accessiDle Dy tnese two segment registers.
3- Execution and Bus Inierface Unit^
Tne dividing line in Figure 2.2 is used to indicate
two separate processing units witnin tne B06d: tne execution
unit (EQ) and bus interface unit (BIU). Botn of tnese units
operate independently.
Tne BIU is responsible for performing aii dus
operations for tne EU. It venerates 'd^i bit addresses by
combining tne segment and offset values in its own adder and
transfers data to and from tne EU on tne ALU data bus. Tne
EI'J also fetcnes instructions for tne EU and stores tnem in
its six byte instruction queue. Tnis uueue maK:es it
possible for tne BIQ to "prefetcn" instructions during any
spare bus cycles.
Tne EQ is responsible for executing all instructions
and for transferine data and addresses to tne BIU. It also
20

maintains tne general purpose and fia^s registers. Because
tnere is no connection from tne EU to tne system dus» it is
isolated from tne outside world. All instructions to be
executed are fetcned from tne BIU's instruction queue. In
tne event tnat tne queue is empty, tne £U simply waits for
tne BIU to place an instructior in tne queue.
Tnis type of arcnitecture allows extensive
overlapping of instruction fetcn wi tn execution. Tne result
is tnat tne time required to fetcn instructions cecomes
nearly transparent to tne EU since it worics on instructions
ttiat nave oeeD prefetched. Tnis, coupled witn a 5 f^HZ
cloct, gives tne etJSt) tne nign speed necessary for trie
AESIS implementation.
^« IHierruot Structure
Tde BeS6 nas provisions for up to 256 different
interrupts numbered from to 2Id5. Wnen an interrupt occurs,
tne CPU must transfer control to a new program location tnat
contains tne necessary programmed instructions to service
tnat interrupt. Two values are necessary to effect tne
transfer: tne code segment in wnicn tne interrupt routine is
located and tne instruction pointer for tne routine. Tftese
values are located in a table tnat begins at absolute zero
in memory and extends to 3FF nexidecimai. Refer to Figure
2.3. Tfie information needed for eacn interrupt routine
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supplied witn a type code wnen an inierrupi occurs. Tnis
value is automatically multiplied by four to determine tne
correct position in tne taoie from wnicn to obtain tne CS
and IP values. The current CS , I? and fla^s register values
are pushed on tne stacic and the new CS and IP values are
loaded. Tnis completes the transfer of control. Botn tne
values in tne interrupt table and the interrupt routines
are user supplied and must be placed in memory before tne
interrupt can be permitted to occur.
How tne processor is supplied witn tne type coce
cited above depends on tne metnod used to generate tne
interrupt. These can be software or nardware venerated.
Hardware interrupts are subdivided into two categories:
masicable and non-masKa ble . "Passable interrupts are enabled
or disabled by settine or clearing tne li" flas". Vnen tne
CPU a.cKnowled?es a maskable interrupt, it is the
responsibility of the hardware requesting the interrupt to
place tne type code on the bus for use by tne CPfJ.
Mon-maslcable interrupts cannot be disabled. In the
event of a non-masicabie interrupt, tne CPU automatically
assigns it a type code of 2. Thus, a type cole need not be
supplied.
Software interrupts can be invoiced by executing the
"iNT n" instruction; where "n" is a number from to 255.
In tnis case, tne type code is an explicit part of tne
instruction. They can also occur by creatine a fatal error
23

as a result of program execution, sucn as a divide cy zero
or overflow error. The CPU will tnen use a predefined type
cole as depicted in i'l^ure 2.3.
The 8086 does not generally control t.^e devices tnat
can cause interrupts. Tnis maices simultaneously occurring
interrupts possible and therefore, all interrupts are
prioritized. Shewn in Figure 2.4 is the interrupt
processing sequence used. Tnis figure indicates tnat
software generated interrupts are the hie-hest priority.
Non-maslcaDle are tne next ni^hest and masKaDle are the
lowest.
The interrupt structure discussed aoove plays an
important role in tne development of tne ^^icropolis
interface design. A general understanding of this stru'^ture
is an essential prerequiste to an understanding of coth tne
detailed design presented in Chapter IV and tne software
implementation presented in Cnapter 7.
B. TFE iSBC S6/12A
The iS3C S6/12A is a complete single board computer. It
is used as tne central processing node of tne AEGIS
multiprocessor system. The ocard includes the i=iu8ti lb-hit
CPU, 64K bytes of RAM, a serial communications interface, an
INTEL 9255 that supplies three proerammable parallel I/O
ports, an INTEL 8252 programmable timer, an INTEL 825yA































Figure 2.4 Q«B«rallK«d loterrup't Proeesslng Seqasne*
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loffic, and bus expansion drivers for interface witr. otner
MULTIBUS interface-corDpatiDie expansion Doards. Provisions
are also Tiade for installation of up to 16K bytes of EPROM.
Tne current system only utilizes SK oytes of SPROM on eacn
board.
Tne onboard 64K bytes of RAM can be dual-ported in
segments of 16K bytes tnus maxing it accessible not only to
tne local CPU but also to tne MULTIBUS. When dual-ported,
tne RAM can be s*»i tcn-and-jumper configured to any l^dBK byte
segment of tne one megabyte address space relative to tne
MULTIBUS. Local addresses are always fixed tetween i^fe^et^H
and FFFFH regardless of tne MULTIBUS address tne board is
configured for. Tnis systeii was designee for independent
operation by eacn SBC and tnerefore, no RAM is dual-ported.
To malce tne RAM inaccessible to tne MULTIBUS requires a
Jumper between EllS-Ell-i on eacn SiiC. Tne boara does not
come factory equipped witn tnis jumper and its existance
must be verified before proper operation of tne system can
be insured.
Eacn iSBC comes factory confie-ured witn jumpers between
E103-E104 and E105-E106. Tnese jumpers route tne bus cloc>:
and constant cloci signals to tne MULTIBUS. As snown in
Figure 2.1, several SBC's are connected to tne MULTIBUS
interface. Only one of tnese is required to supply tne
clocit signals to tne MULTIBUS. All otner boards must nave
tne E103-E104: and £li:;'b-Eie5 jumpers removed.
26

No otner special configurations are necessary for tne
iSBC 3i5/lZk Doards. For a complete discussion of user
options and factory defaults for tnis Doard see [Ref. 7j
.
C. MBB-S0 BUBblE MEMORI
The ^SB-Si3 BuDDl-Board is a rnemory storage aevice tnat
is compatible witn ail e-Dit and 16-Dit microprocessors
naving INTEL .MULTIBUS arcni tecture . Ttie Doari provides
approximately 90C bytes of non-volatile memory as well as
all required MULTIBUS interface losir.
Interface witn tne '^BB-S0 controller is accomplisned
tnrougn memory mapped I/O and requires sixteen user-cefined
locations in tfte r^ULTIBUS one megabyte addresb space. Tnese
addresses correspond to controller registers tna t are used
to read status, set board configurations and perform
read/write operations. Tne current configuration uses
MULTIBUS addresses beginning at 90fc50fc)H. Tnis requires tnat
switcn S in S2 on tne Buobi -Board be set to "on" and all
otners in S2 be set to "off". All switcnes in Si must be
set to "off".
Tne bubble memory appears to tne system as a simple 90!c
byte disK drive. All read/write operations to tnis device
are accomplisned in tne same manner used for any otner iisi
system and require no special user invoked functions. Its
primary use in tne system as depicted in Figure 2.1 is as a
non-volatile storage medium from wnicn to load ihe cperatins
27

systeti into RAM. For a complete discussion of tne ^!Jli-B0
BuDDl-Eoard implerretation to tne system see LRel*. 4] .
D. REMEX DATA WAREHOUSE
1 • Su bciompgnents and S to rage Ca^aclti
Tne REMEX Data Varenouse is a rrass storage unit
containing two floppy diss drives (single or dou ole-siied,
single or double density) and a '.Vincnester te'-tmolo^y fixed
diss drive. Additionally, an ^*C580fe) microprocessor coupled
with onboard firmware is tne mecnanism used to service all
drives.
Ttie fixed disic is a 14 incn enclosed disK: system
consistiner of two recording surfaces, Eacii surface nas two
reccording neads. Eacn nead can access 1^12! usable tracKs
and eacn tracx contains 39 512-byte sectors. Tnis gives
eacn nead access to approximately 4 megabytes of storage and
gives tne disK a total storage capacity of 16 megabytes.
Tne two floppy drives are swi tcn-seiec ta ble to
nandle eitner single or double density. In tnis
Implementation, single density, standard IP!^' FM encoding is
employed.
2- :iIIiiIi|US Interface
Tne REr^EX Data Varenouse is interfaced to tne
MULTIBas via tne r^ULTI£rrs Interface Card assembly supplied
witn tne unit. Tnis assembly contains all tne necessary
control, buffering and MULTIBUS interface lof-ic required to
28

interface wiin tne nosi system. Tne nost communicdies witn
ttie assembly using prosrammel I/O. Communications irom tne
assemoiy to tne nost is via DMA. Tne interface acts as a
bus master in tne DMA mode and as a bus slave in tne
programmed I/O mode.
Tne controller requires 4 I/O port addresses for tne
nost system communications. Ttiese are used to obtain status
and pass command information. Currently, addresses 70» '^l,
72 and 73 hexidecimal are used but tnese can be altered by
cnanging tne appropriate switcnes on tne ^^'TITIEUS Interface
Card assembly.
Tne system configuration in tnis implementation
utilizes tne RE^EX Data Warenouse as a program storage
media. However, as alluaed to in tne introduction, it is
envisioned tnat tnis nard diss drive will be used for
storage of tracK data in tne SPY-lA radar emulation effort.
For furttier information on tne REMEX consult [Ref. SJ .
Bo iCS-e0 CHASSIS
Tne iCS-90 iniustrial chassis is MULTIBUS-compa tible and
supports a modular microcomputer development system. It
consists of four four-slct iSBC be^/bl-i Carncages, four
fans, a power supply and control panel. Tne control panel
contains an on/off/loc£ xey switcn, reset and interrupt
pusnbuttons and various LED's.
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Any combination of MULTIBUS-compa ti bie plus in Doards
can be instaiied, A maximu:Ti of four boards can be placed in
tne iSBC 504 Cardca?e. Additional iSBC 614 Cardca^es can be
added to tne caassis tnrougb an expansion interface supplied
witn tne system. Tne laboratory system utilized in support
of tnis tnesis consists of a single iSBC b^A Cardca^e and
tnree iSBC 614 Cardcages. Tnis gives a total capacity of 16
board slots. These cae-es provide for botn INTEL f^lJLTIBlTS
master and slave boards. from tne front panel, tne slots
are numbered 1 to 15 from left to rignt. All odd-numcered
slots are configured for master boards and all even-numbered
slots are configured for slave boards.
Because more than one bus master can be plar^ed in tne
cnassis, a priority resolution scheme is required to resolve
MULTIBUS access contention. Tnis scneme can be operated in
either the serial or parallel mode. In the system of Figure
2.1, the cnassis is operated in tne parallel mode witn an
external random priority network for bus access resolution.
For more information see [Ref. 9],
F. COMMON MEMORY
The common memory depicted in Figure H.l is a simple i32fC
byte, "^ULTIBUS-compati ble P.AM board. It can be switch
configured to any address in the one megabyte Multibus
address space. In its current configuration, it occupies
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addresses E000kJH tnrou?a E7FFFH. The Doarl is expandable lo
64K bytes of RAM.
Recall from tne discussion on tne iS£C 86/liJA tnat the
RA.M of all SBC's in the system is Jumper configured to be
accessible only to the local CPU. This means that neither
the bubble controller nor the R3MEX controller can
communicate directly with any iSBC. Therefore, ail
read/write operations with these two devices is accomplished
via the common memory. Tne technique used to coordinate
this effort is a software one and is discussed in detail in
the next chapter.
G. ^ICROPOLIS DISK DRIVE
The ^icropolis disic system (not depicted in Figure 2.1)
is an eight inch fixed disic drive with an integral
controller board. It consists of five data surfaces ivith
5S0 tracts per surface. Eacn tracK contains twenty-four 1:1^
byte sectors. This gives a 35.6 megabyte formatted storage
capacity.
Tne controller board consists of a Z-B^ microprocessor,
firmware in PROM, and the necessary control lo^ic and
buffers to provide a variety of features. The features
employed and the details of the Micropolis interface
accomplished as a result of this thesis woru: are presented




The Micropolis interfacing woric consisted of two pnases:
tne nardware interface design and tne software interface.
Before eitner could be accomplished, it was necessary to
understand botn tne existing system arcnitscture and
software. Tne last cnapter addressed tnat arcni tec ture
.
Tnerefore, tnis chapter presents the details of the AEGIS
developmental system software.
A. CP/^'-96 OPERATING SYSTEM!
1 • Q:^Il§Ii.i 5is cus s i on
CP/M-ee is tne operating system usea in tne AEGIS
software development system. It is a commercially
distributed operating system developed by Di,3:ital Researca
for use with a si'nsle INTEL B086 based microcof^puter . It is
supplied on two single sided, single density, eignt Incn
floppy disKS. Included on tnese diskettes is tne operating
system (CP"1.srs), an 8085 assembler ( AS:-1fc:d .Cmd ) , the Dynamic
Macnine Language Debugger (DDT96.C^D), an editor (SD.CMi))
and various reconf i?ura tion and file handling utilities.
The CP/M-86 operating system can be user configured
to fit any hardware environment. As it is snipped, the file
CPr^.SYS is configured for 32K bytes of RAM, a Keyboard, a
screen device, an INTEL iSBC :d04 Floppy DisK Controller and
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a 960e taud serially interfaced printer. Tne details of tne
CP/M structure and tne reconfiguration procedures are
discussed below. For information on tne entire CP/^-S6
environment and capaoilities see [P.ef. ie-12] .
2 . Structure
Tne CP/M operating system can be viewed as occupying
three distinct levels of abstraction. Refer to Fis-ure 3.1.
Applications programs invoice system functions tnrouen tne
Basic DisK Operating System (3D0S) module and do not
communicate witft any ctner module. THe tros performs
services requested by applications programs and all general
file and dist manas-ement functions. All nardware dependent
functions required by tne BCOS are requested tnrcu^h tne
Basic Input/Output System (BIOS) module. Tne BIOS module is
tne only one tnat communicates witn tne nardware. Tne
Console Command Processor (CCP) snovn is used to prccess
console commands and provides tne user interface in tne
absence of an applications program.
Since all nardware dependent functions are located
in the BIOS module, tne system nardware configuration must
toe reflected nere. A skeletal BIOS (BIOS.ABtj) is proviaed
in source code format for tnis purpose. Tne CCP and BDOS
modules are provided as a single nex file (CPM.H86). Tnis
file requires no modification but is necessary for tne








Loading CP/M into P.Ar^ from a standard single density-
floppy disK requires a two step procedure. Tne Doot RO^,
wnicti receives control wiien tne system reset outton is
depressed, must load a loader program from tne reserved
system traclcs on tfte lisic into RAM and pass '^ontrol to it.
Tne loader is tnen responsioie for loading tne operating
system from ite disK into RA^ and passing control to it.
Tnis two step procedure is required cecause tne operating"
system is too large to fit on tne reserved system traces.
Tnerefore, adaption of CP/V to a system otner tnan tnat for
whicn it is commercially distriDuted requires modification
to t&ese three software components.
4. General Ada^iion Pro ::« dure
s
Tne major effort in tde adaption process is in tne
development of tne nardware drivers for tne BIOS module.
Ttie BIOS can be classified as performing tnree types cf
functions: nardware initialization /remit ial ization ,
cnaracter I/O and disK I/O. Tne functions are contained in
21 subroutines witnin tne module. Tne EIOS accesses tne
subroutines tnrougn a table tnat nas individual jump vectors
to tne entry point of eacn subroutine. Tnis is snown in tne
operating system memory map in figure 3.2. Tne actions tnat
must taie place upon entry to eacn of tnese suoroutines is
detailed in [Ref 10: pp. b0-65j . A cnane-e in tne nardware























Figure 3.2 Operating System Memory Map
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tne 21 suDroutines and meeting ttie entry and exit conuitions
as specified in tnis reference. Recall tnat a 5<:eietai
BI0S.A8b file is provided as a model for tnis purpose.
Tne diss. Parameter Tables snown in tne previous
figure are used by tne BIOS to obtain tne cr.ara ? terl s^ti "s
of eacn device. Tnese tables exist in a file separate from
tne BIOS and are included durin assembly tnrougn the use of
tne INCLUDE <f iiename>.<f iietype> instruction at tne base
of tne BIOS. Tae source code for tne tables as well as tne
Uninitialized Scratcn Ram Area, can ce automatically
generated by tne GBNDEF.CMD utility. Tnis requires a
<f ilename>.DfiF file as input and produces a ^f ilenaTie^.LIB
file as output. Tne contents of <f ile-namp>.rEF are simple,
one line disli: definition statements. Tne format for tne
statements and tneir rreanins: is described in detail in [Ref
10: pp. 72-80]
.
Once tne BIOS file is modified and tne Dis^c
Parameter Table file created, tney are assembled usin^
ASM86.CMD. Tne resulting nex file is concatenated vitn
CPf^.HBe using PI?,C^^D and a command file for tnis single nex
file is g-enerated usin^r GiNCMD. CMD. Finally. tne new
operating system tnat results is placed or tne disK as
CPM.SYS usine PIP.cr^D. Tne process described above is
depicted in Figure 3.^. Note tnat tne 608^ model option of
CP/w-ee is snown in tnis example.
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USER.DEf ==> Gh'NDEF.C^'D ==> USSR. LIE
USERBI0S.AB6 ==> ASMfe6.CMD ==> USERiilOS .Hte
6, CPf-.HB6 + USERBI0S.H86 = = > PIP.CV'D
==> CPMSrS.H86
4. CPMSTS.H95 ==> GENCMD.CMD ==> CPmSTS.CMD
(^080 code La40j )
5. CPMSTS.CMD ==> PIP.CMD ==> CPM.STS
(RENAME ON NE'W DISK)
Fiffurs 3.3 Steps for Creaiin^ a New CFM.SYS
Two software components remain to oe adapted: tne
loader program and ttie Doot ROM program. Tne loader program
is a simplified version of CP/M-Sb and contains cnly encu^n
file processing capability to read tne CPM.STS file from
disic to memory. Tnree files are proviled for tne
development of a loader: LDCPM.H86, LDBDOS . Rye and a
skeletal LDi3IOS.Ae6 source file. Tne LDBIOS.Aee file
reflects tne hardware to be used in tne loading operation
and does not necessarily reflect tne total nardware. Tnis
file contains tfie same '^1 entry points as tne BIOS.ASb file
witn tne same entry and exit conaitions and requires tne
same type of Diss Parameter Taoles ana scratcn pac area.
The veneration of the IOADER.CMD file is depicted in Figure
3.4. Tne resulting loader must be small enougn to fit
entirely on tne reserved system tracics.
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1. URLDBIOS.^yg ==> ASt^Sb.CMD ==> UHICBI0S.H8b
if. LDCPM.Hee + LD£D0S.Hy6 + UP.LDlil OS .He6==>PiF . C^D
==> LOADER. HSb
3. LOADJDR.Hee ==> GENCMD.CME ==> LOADER. C!^D
4. LOADER.CMD ==> LDCOPY.CMD ==> LOADER. C^D
(LOAD ON SYSTEM! TRACKS )
Figure 3.4 Steps for Creatine LOADER. C>^D
Ttie leveiopnent of a Doot ROM program depends only
on tne pnysicai device used to load tne operating systen.
Its single purpose is to load tne program located on tne
system tracics into RAM and pass control to it. A F.0M.At6
file is provided tnat details tne toot ROM for an INTEL iSSC
204 Floppy DisK" Controller and serves as an exrellent
example. However, Decause tne metnod used will vary widely
from device to device, no files are provided tnat simplify
tnis development.
B. AE&IS IMPLEMENTATION OF CP/M-S6
1 . Boot. ROM and Loader
In tne AEGIS implementation of CP/'^-Be used during
tne initial development wotk of tnis tnesis, two boot ROM
programs and tneir associated loader programs were
available. Botn are located at tne oase of tne INTEL 9b7
monitor in tne 9K byte EFROM of tne iSBC 86/rdk, Tne first
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allows ttie system to De booted from eittier ttie single or
double density INTEL MDS floppy disic drive by execi;tii:,e tne
command "gFFD4:0" from tne monitor. The second will boot
tne system from tne bubble memory by executing "GFfD4::4"
from tfte monitor.
2. A Modification to tne BIOS
Recall from Section A-4: above that any hardware
cnan^e witnin tne system requires some of tne 'di BIOS
subroutines to be rewritten. A cnane-e occurs not only ty
the addition of nardware out also wnen a component is
removed either because it nas failed and tnere is no
replacement or it is no longer needed. In a nardware
environment as flexible as tnat required by the AEGIS
project, tne standard reconfiguration process becomes an
extremely time-consumins tas£.
To alleviate this problem, a method was developed as
a part of Almquist and Stevens' worK in which only minor
Changes to tne BIOS were required to alter tne nardware
configuration. rfith this technique, all of the PIOS device-
dependent subroutines are extracted into a separate file for
each unique device. The specific device-dependent routines
are: INIT, SELDSK, HOME, SETTRK, SETSSC, REAL and '^RITS.
Tne physical location of tne entry points to tne routines is
obtained from an ordered label table file and the BIOS




Row tnis tecnnique worKs is sno'-^n in Figure 3.5. In
tftis example, a call is made to tne BIOS to READ DiCVICE tt2.
The BIOS maices a Jump to tne READ entry point. However,
instead of doin? an actual RJiAD at tnis point, tne
device number is determined and a call to tne address found
in tne second position of RDTEL is made. Tne coae tnat
performs tfte READ function for DEVICE #^ is tnen executed.
Tne code for the seven device-dependent functions
can be written and debugged independently of any otner code.
To add the device to the system reauires one INCLUDE
<f llename>.<f iletype> statement be addea to the BIOS file,
tne corresponding seven entry points be added to tne label
table file and the DisK: Parameter Table be updated. The
steps for creating tne CP^.SYS file remain uncnangea from
tnose presented in Section A-4. To remove a device, the
process is reversed. Clearly tnis metnod allows the
hardware dependent code fand hence, the nareware itself) to
be more easily integrated in or removed from the operating
system tnan tne standard 3I0S structure did.
c. ^ULTiasER srsTs:^
CP/M is not a multiuser or multitasking operating
system. Another major development of tne Aimquist and
Stevens' researcn wors was a metnod ^y wnicn eacn single
board computer in the system could operate independently of
the otners under C?/y and still nave access to tne snarec
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INIT: determine device #
call to INTBL ^ffaet derice #]
ret
READ: determine derice #
^
cjill RDTBL (offset derice #]
ret




', (an include statement for remaining
deriees)
INCLUDE USER. LIB (the disk parameter tables k
initialized scratch RAk)
IirTBL dw INITl (replaced with physical addresi
of INITl at assembly time)
dw INIT2




code for seren derice specific
functions of derice #1
INIT2: code to initialise derice #2
ret
READ2: code to read derice #2
'-
ret






Figure 3.5 Path of a BIOS Function Call
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resources ( tne disi drives and tne bubble memory) of tne
system. Tne multiuser system tnat resulted can be broten
down into tnree functional categories: syncnroniza tion of
common memory usase, boot loading all SBC's and write
protection of a user's allocated disK space.
1 • S^ncn ro nl z_a t ion
As stated in Chapter II, tne RAM on eacn iSPC S6/12iA
is not accessible via tne MaLTIfiUS and therefore, all disw:
and bubble memory read/write operations must be performed
tnrougn a buffer in tne common memory. Tnis requires a
syncnronization scneme tnat will ensure a single ^-orputer
can successfully complete a read/write operation before
another computer is permitted access.
A ti cKet /server tecnnique nad been developed for
tnis purpose. Tnis required a CALL HEOUEST instruction to
be placed prior to ail common memory read/write onerations
and a CALL RELEASE instruction be placed after tne
read/write operation. Tne CALL RECUEST accesses tne
"ticicet" variable in common memory for a tici:et number and
waits until tnat number is equal to tne "server" variable, a
number also found in common memory. The read/write
operation is then performed and tne CALL Ri^LEASS advances
tne server number, thus releasing common memory to tne next
ticicet holder.
The code for these subroutines is contained in the
file SYNC.AS6. It is included in tne BIOS tnrou^-n an
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INCLUDE statsment placed immediatsly foilowin^ tne iasT;
INCLUDE siatemen:; for tne levice files.
2. Eoot Load in? All iSBCis
Because ttie common memory variables must oe
initialized only once, two versions of tne CP/^'-e6 operating
system had been developed. Tne file CPMi^AST.CMD is tne
master version tnat performs tne common memory
initialization vnile CPMSLAVE.C^D is tne slave version tftat
does not.
Tfie master board is boot leaded witn CF^MAST.CMD
from tne bubble memory. Once tnis board is operational, tne
command "lDBOOT" is executed and results in a copy of
J300T.CMD beins placed in tne common memory. Next, tne
command "LDCPM" is executed. Tnis places a copy of
CPf^SLAVE. Ct^D into common memory. From tne monitor of tne
remaining SBC's, tne command "GE000 :04:00" is executed. Tnis
causes tne CPU to execute tne code of BOOT.C^^D wnicn, m
turn, moves a copy of CFMSLA7E.C^D Into local RAM and
transfers control to it.
3» 5is^ ^rite Protection
DisiT write protection was acnieved tnrougn a log-m
procedure. A loe table is initialized in common memory as a
part of tne master version initialization. Tne number of
entries in tne taoie correspond to tne number of dis^: drives
or logical devices in tne system. As part of booting tne
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operating systetr, tne user is queried for tne console nuT^Der
being used (located on ine front panel of eacn console) and
tne disK drive to los on to. The lo? taole is cneci^ea after
tais entry to determine if tne desired drive is free. If it
is, tne user console number is placed at tnat drive's
position in ttie los table. If it is not, tne user is asxed
to re-seiect a drive.
Tne user console number is also stored in tne local
variable USER. Write protection is accompllsnea by
comparing tne value in USSR to tne currently selected
logical disic number and abortin.? any write operation if tney
are not tae same.
It was considered desirable to be able to cnan^e
disK drives witnout tne need to reboot tne board. A log out
procedure was written for tnis purpose. Wnen tne commcind
"logout" is executed, tne USER variable is reset, tne lo^
table is updated and tne user is again requested to enter a
disi drive to loe on to.
Tne final common memory utilization employed as a
result of tne multiuser system developed oy Almquist and
Stevens is depicted in fi'igure 3.6.
D. MCORTEX
MCORTEX is tne operating system tnat was leveloped for
tne SPT-IA radar emulation. In tne final version presented















Pigtirv 3.6 Coraon Ueaory Allocation Uap
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virtual processors for eacn real processor. The aata case
upon wnicn ail scnelulinp leclsions are based is tne Virtual
Processor '^^ap (VPM) located, in common memory. The VP.^
contains tne control and status information on eacn virtual
processor required by MC0RT2X to coordinate the concurrent
processing.
All processes managed by MCORTSX can oe in one of tn.ree
states: running on a real processor, waiting for some event
to occur or ready to run (waiting to gain access to tne real
processor). If a process is in tne waiting state, it could
be waiting for an event to occur on a real processor otner
tnan tne one to wdicd it was assigned. An eventrount table
is maintained in common memory for notification purposes.
Wnenever a real processor completes an event, tne table is
updated and a messaffe is broadcast to all otner real
processors in tne system tnat seme event nas just been
completed. Eacn real processor tnen cnecKs tne eventcoi;nt
table to determine if tne event pertains to any of its
virtual processor? and reacts accordingly.
Tne tecftnique used for broadcasting an event employed a
type of global interrupt issued on tne v'Qitieos. Because
tne development of tne l^icropolis interface altered tne




IV. MICROPOLIS HARDWARE INTERFACE DEVELOPMENT
A. OVERVIEW
The Micropolls disfc system offers an interface structure
ttiat is suitable for use witft eitaer proffrarrrred I/O or DMA
lata transfers. In an effort to maie maxlpun use of
available system Hardware, tne programmed I/O mode was used
in tbis implementation. Tnis enabled an interface to be
designed witn tne INTEL S255 proe-ramma ble parallel I/O cnip
located on tne iSBC S6/12A.
Recall from Cnapter II tnat all RAM on eacti S2C is not
accessible tnrou£rn tne MULTIJBUS. Tnerefcre, ail control,
status, and data information intended for tne ''^i'-ropoiis
disK system nad to ce passed tnrougn tne common memory.
Because tne diss system was interfaced into a single SBC's
825b port, tne lisK controller nad no metnod of
communicating directly witn tne common memory. To overcome
tnis problem, a timer-controlled interrupt was designed.
Tnis allowed tne 8086 CPU to be interruptea at periodic
intervals and effect any necessary communiccx ions between
common memory and tne controller. T&e distinct advantaf'e of
tnis tecnnlque is tnat tne single board computer used for
tne interfacing can still be used as an independently
operating computer witi all disK operations being
transparent to tne user.
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In trie foiiowln,? pardf^rapns , ine details of tne
interface design and tne timer-controlled interrupt lesis-n
are presented. Tnis discussion is United to t ^e
development of tne designs and only tnose low-ievel routines
needed to test their validity. The software implementation
into tne A.SGIS system will be discussed in Chapter V.
£. ^ICROPOLIS DISK SYSTEM
Chapter II stated tne general characteristics of the
Micropolis disic system. Tnis section expands on tnat dv
presenting the technical interface requirements as well as
the general operation of the dist contrcller. i'cr Tiore
information on the Micropolis disK unit see [Ref . 13J .
Interface to tne ^^icropolis distc drive is Tiade
tnrougn a 34 pin edge connector located on tne controller
printed circuit boari. Tne interface is structured around
an 8-bit bi-directional data bus and 9 control lines. For
ease of reference, the B data lines will hereafter be
referred to as SUS0-BUS7 witn tne BUS0 line corresponding to
tne least significant bit and tne iUS? line tne -nost
significant bit. The control line names and a ^-omplete
description of eacn is contained in tne list below. Note
that in this list, reference is made to the logical
condition of the signal (true = I and false = 0) ratner tnan
tne signal's electrical polarity.
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a. SEL: Since trie Micropolis contrciler can slave
another disic unit off of it, tnis signal is provicLed to
select whicti disK unit to use. Tnis application only
utilizes one disic unit and it is Jumper configured to
respond to address 0. Tnus , SEL snould always De '^
.
&. ENABLE: Tnis signal is normally neld true. If
made false (H microseconds minimum), a reset is applied to
tne controller loeic. Tne controller will indicate tnat it
is t)usy (tdrougn ttie CBUSY signal described below),
important flags and registers are tnen initialized ana
approximately one second later, tne controller will indicate
tnat it is ready to accept commands from tne nost corputer.
c. WSTR: Tne write strobe is a signal from tne
nost computer to tne controller tnat tne information o':i
BUSfeJ-BUS? is valid. Tne nost pulses tne write strobe line
wnile driving tne bus. On tne trailing edge of WSTR , tne
controller will copy tne contents of tne bus into a buffer.
Tne byte is tnen interpreted by tne controller as eitner
control (CATA = e) or data (DATA = 1).
d. RSTR: Tne read strobe is a signal used by tne
nost to indicate to tne controller tnat it is reaay to input
a byte of information. Wnen tne nost drives RSTR true, tne
controller drives tne bus wi tn tne contents of eitner its
data buffer (DATA = 1) or its status register (DATA = 'D .
Tne controller will drive tne bus as long as RSTR is true.
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Thus, once trie host has copied the bus, RSTR rrusi be rale
false a^ain to regain access to the Dus
.
e. DATA: Tnis signal selects eitner tne controller
lata or control ports as lescriDel aDove.
f. CBUSY: Tne controller will set C3UST to
whenever the host issues it a command. CiUSY is returned to
1 by the controller wnen tne command is terminated.
g. ATTN: The attention signal is set true ty tne
controller at tne end of eacn command. The host responds by
reading tne Termination Status byte from tne data port.
ATTN is set false by the controller only after the
Termination Status byte nas been read.
h. DREQ: Data request is used to request the
transfer of data to/from tne controller. Tne direction of
the transfer is controlled by tne OUT signal. Data can only
be transferred by the host in response to D?SO.
i. OUT: This indicates the direction of data
transfer. If OUT = 1, tne transfer is from controller to
host (a READ operation). If OUT =0, it is from host to
controller (a «/RITS operation).
All bus lines and control signals (except C5UST'> are
active low at the interface connector. The physical
interface to the 8 controller bus lines must be tnrougn an
INTEL 8226 inverting bi-direc tionai driver/receiver or its
equivalent proviaed by tne nost system. Tne nost must also
provide IK onm pullup resistors on each of the bus lines.
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Interface to tne SEL, ENAiJLE, DATA, WSTR, and fiSTR
control lines is tnrou^n a 7438 inverting driver or its
equivalent. Tne ATTN, CEUSlf, DRSg, and OUT control signals
are used in a DMA interface environment. If operation is in
ttie pro^rarrmed I/O mole, tne DMA signals do not nave to be
physically connected. Tae logical condition of tnese
signals can De obtained by reading tne status register (see
RSTR above).
Command execution is started in tne controller board
by writing a command byte to tne command port, followea py
writing six parameter bytes and a GO byte to tne data port.
The command byte identifies the type of command while tne
parameter bytes contain tne control and addressing
information necessary to execute it. Tne GO byte actually
starts the command execution and can contain any valine.
After tne controller nas executea tne command, a Termination
Status byte is written to its data port and ATTN is set.
When tne nost reads this byte, the command execution is
complete and tne controller can accept a new command.
3. Commands and Error Recovery
Three types of commands can be executed: non-data
transfer, transfers from host to controller (write), and
transfers from controller to nost (read). The non-data
transfer commands are used for dist maintenance. This set
Of commands permit, amon^ otner things, the initialization
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anl/or verification of aii 5B0 tracts associated witn cne of
tne five Irive neads.
T&e read and write commands nave tnree major
options: operation on an entire tracK or a single sector,
pro,?rammel I/O mode or DMA mode, and automatic retries
enatJied or disabled. Tne single sector, programmed I/O, and
automatic retries enabled options were used for all
read/write operations in tnis implementation of "^icropolis.
The automatic retries feature is an extremely powerful one
and warrants furt&er discussion.
If automatic retries are enabled, tnree levels of
retry are performed by tne dislr controller tor data errors.
In level one, a correction attempt is made on tne data using
tne standard CRC-CCITT 16tn order polynomial. If tne
correction attempt was successful, tne corrected data is
transmitted to tne nost. If not successful, a level two
retry is invoked. Level two will repeat tne operation and
correction attempt up to ten times. If still unsucessful, a
level tnree retry begins. In level tnree, tne read
amplifier »ain is increased and level one and two retries
are performed. If tnis fails, tne nead positioner is offset
one way tften tne other from tne tracK center and level one
and two retries are performed again. If all retries fail,
tne command is aborted and an error condition is placed in
tne Termination Status byte. Tnis feature clearly provides
for a nign degree of data integrity and error recovery.
b3

All Six parameter Dytes required as a psrt of
command execution must te transmitted to tne controiier even
tftouffh some may not be used. A description of tnose
parameters is contained in tne list below.
a. Farm 1: Bits 4-7 contain tne nead address (a
value between V: and 4). Bits 2i and '6 are set to ? and bits
1 and 2 contain tne unit address. Recall tnat only one
Micropolis disc unit is used and tnat its address is 0.
Tnis mafces only five values valia for Parn 1 depending on
tne tiead selected: 00H , 10H, '^JkH, 3eH, and 4eH.
b. Farm 2: Tnis parameter contains tne least
significant S bits of tne tract address.
c. Farm 3: £its 0-2 contain tne most, sisnificant 2
bits of tne tract address and ail otners are set to 0.
d. Farm 4:. Contains tne sector aadress (a value
between 1 and 23)
.
e. Farm 5: Contains tne number of sectors to
process. In tnis implementation, tnis value is set to 1.
f. Farm 5: Tnis parameter is usea only in tract
oriented commands and since sector read/write operations
were used, tnis byte is always set to 2).
C. PREVIOUS «fORK
Tne Micropolis unit nad been previously interfaced in an
INTEL MDS single user environment by James Jonn [Hef. 14].

Tnis interface was constructel usin? tne iS3C's onpoarn 9255
progra-nmabie I/O levice.
Tne y25t3 can he configured in a cortination of tnree
modes: -node feJ, mode 1, and mode 'd. These modes and the
operation of tne device is discussed in detail in [Ref. 15J ,
In John's application, the S255 was profframmed in mode 2 and
mode iJ. ^ode 2 provided S oi-directional data lines at Port
A and 5 control lines for the Di-directional data port and 3
output only lines at Port C. Mode 15 proviGed 8 output only
lines at Port B,
Tne required 3226 drivers with IK onm puilup resistors
are hard-wired on the 96/12A in line with tne bi-airectional
data port of the 9255 and did not nave to be added. The
required 7433 drivers were inserted in socKeis All am A12
on the iS£C in line with Ports B and C. Jonn's final
interface design is depicted in Figure 4.1. (All active
low signals are indicated oy following the signal name with
a "/", such as AC'i/ . Tnis notation will be used tnrou^nout
th remainder of this thesis.) Note from this figure that
tne STB/ and AC£/ signals needed by tne 8255 to latcn input
data and enable the tri-state outijut buffer are proviaed by
wiring two of tne Port 3 output lines into the ST3/ and «CI/
inputs. These signals must be controlled locally as the
disfc controller provides no compatible signals.
As part of James Jonn's wort, ne also reconfigured tne
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MDS floppy disK units. Tftis ?av9 a complete, sins-le user
system witxi a total of seven accessible drives.
D. INITIAL EFFORTS
It was envisioned to expand on Jonn's wort to accomplisn
integration of tne !^icropolis disn: drive into tne AEGIS
multiuser development system. Tnerefore, tne first logical
step wac to set up James Jonn's system and test it.
Various files were read from tne floppy drives and
written to tne Micropolis drives and vice versa. Tnis
orffinally appeared successful. However, whenever a source
code assembly language file was read and an assembly
attempted on tnat file, tne assembly continuously failed. A
print-out of tne source code file *as obtained and various
errors were found tnat did not exist in tne orie-inal file.
Tnis led to trie belief tnat a bad copy of tne aSM86.C^'^
assembler was bein? used and it was crasnins- not only
tne system but also tne file it was operating on. A good
copy of tne assembler was obtained and tne test repeated
witn continued negative results. Hardware connections were
verified and re-verified. Software was also cneci^ed and re-
checKed. Nevertneless , numerous otner experiments still
produced negative results.
At tbis point, tne design was re-examined and tnis
uncovered tne problem. A timing analysis was performed and











100 nfl Bin to latch
<DATA PROM ;HOST TO CONTHOLLEE >
__,^<^,0 Icrostfconds'
,^-j^DATA PROM 8256




_vi 1^ ns Bin
1
' 100 ns Max













' actireiO ns ain
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tfte fiost to tne controller occurs witnin a valid re?ion
(window) as sQown. However, tne iatcn of RilAD data from
tfte controller to tne ftost does not. Tnis occurs because
ttie RSTR/ and STB/ signals are pnysically wired together.
Botn will go active/inactive at exactly tne sa^ne ti^ie. Tne
controller will nold tne bus active only for 1(?0 nanoseconds
mdiinu"n after RSTR/ goes inactive. However, tne 52f55
requires 150 nanoseconds minimum to Iatcn tne data after
STB/ goes inactive. Tnus , tne data tnat is latcned may or
may not be valid. Tnis explains wny marginal success was
obtained wnen source files were just written to ana read
from the Micropolis. It also explains wny random errors
tnat were not present in tne original source file were found
in tne file tnat was printed from tne Micropolis.
E. NEW DEVELOPMENT
1 . Design
A new interface was designed in wnicn tne ACK/,
STB/, RSTR/, and WSTR/ signals were an inaependentiy
controlled by setting tne appropriate bit on tne 8255.
Because tne condition of eacn individual signal is now under
software control, it can be ensured tnat tne data will
remain valid lon^ enougn for eitner tne controller or tne
8255 to latch it. Tne new design is presented in Figure 4.3
and tne associated timing diagram in Figure 4.4:. As snown
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To write a byte of information to tns controller,
tne byte is first written to Port A of tne 8255 ana tne ACK/
signal is set to 2* , enabiin? ttie tri-state output Duffer and
driving tne dus lines wita the contents of tnat Duffer.
Next, WSTR/ is turned on (set to 1) and turned off (set to
0). Tne controller will copy tne bus lines into an input
buffer on tne trailing edge of WSTR/. Finally, tne tri-
state buffer of tfte 8255 is disabled by setting ACK/ to 1
and tne write operation is complete.
To read a byte of information from tne controller,
RSTR/ is activated. Tais will cause t.ne controller to drive
tne bus lines witn its data cuffer as lonf as RSTR/ remains
active. Next, STB/ is turned on (set to ^) and turned off
(set to lU Tnis copies tne bus lines into tne r^255 input
buffer. Lastly, tne RSTR/ signal is deactivated and tne
byte can oe accessed Dy reading Port A of tne 8255.
Eacn of tfte bit set/reset operations needed in tne
read or write functions just described, requires a "^OV acd
an OUT instruction for a total of 2^ clocK periods in tne
SfeJSb. Vi tn a 5 Mnz cloctc, tnis is 4.0 microseconds and
clearly, more tnan meets tne response or settling time
constraints of eitner tne S255 or tne distc -controller.
2. l!lEi§I!l§ili£ii2.Il iHi I§iii3.£
Tne design in Figure 4.3 was set up on an iS3C











Add 74:38 drivers in socirets:
XAll
XA12
Nexi, a caDis was constructed taat would interface
tne Jl 34 pin edee connector of tne 86/lHA to tne J101 34
pin edge connector of tne Micropoiis controller. Tne
cabling requirements are snown in Table 4.1. Tnose pins not
shown are not required and are not connected.
Tne 86/12A was tnen placed in tne iCS 80 cnassis for
testing. Only tne most primitive routines were written to
read and write to various neads, traces, and sectors of tne
Mlcropolis. Tnese were executed unler DDT8b to allow manual
cnanping of tne command and parameter bytes. i;"'irst, a
single character was written to fill an entire sector and
tnen read bactr. Tnis was successful. Next, a text message
was prepared and written to a variety of different se'-tors
and traces of eacn drive nead. In eacn case, tne message








SIG SND SIG GND
48 (NONE) ^
BIT > IS (NONE)
40 40 ^
BIT I > 14 13
44 43














DATA > 20 19
Id 15 <-
SEL > 28 27
14 13 <r
ENABLE > 26 25
12 11 ^








1 . De si gn
Vitn xne inierface aesign complete, it rernainea to
design tne timer-controiied interrupt for polling conrron
memory. Tne desie*!! was Dased on two aevices available on
tne B6/12A: tne INTEL 8253 programma Die interval timer ana
tile INTEL 6259 peripneral interrupt controller.
Tae '^253 nas turee independent le-bit counters and
eacft can Dp programmed in one of five modes. retails of its
operation can be founa in [Ref. 15J . Tne design employed
nere uses only counter i? and it is pro,?rammea in mode e) , tne
"interrupt on terminal count" mode. In tnis mode, tne
output of tne timer will oe driven low wnen tne mode control
word is written to it. After tne '"ount value is loaaed into
tne count port, tne counter will Degin counting aown. (Jpcn
reacning tne terminal -count, tne timer output will go nign
and remain Hign until a new count value is loaded.
T^e mode control word selected was ^2'H. Tnis s-ives
timer <^ tne following cnaracteristics : operation in mode iJ,
binary 16-bit counter, and load count value as least
significant byte first tnen most significant byte. Tne
count value used was 3Z'0CE wnicn corresponds to an interval
of 10 milliseconds at a cloci frequency of 1.23 MHZ (tne
clocK frequency supplied to tne 9253 by factory default).
Liire tne B253, tne INTEL 8259 nas many different
options available. Only tnose appropriate to tnis design
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are covered in tne following parasrapfts. For -nor?
Informalion see [Ref. 15J
.
THree initialization corrmand words { IC'tl ) and one
operational control word (OCW) are required to properly
configure tne SE59. ICWl is set to 12H. Tnis corresponds
to ea^e tri,?gerins: , no slave interrupt controllers, and IC'.V3
is not required.
ICW2 is set to 40H. Tnis is used in conjunction
witn tne interrupt level numoer to arrive at tne address in
tne interrupt vector taoie (see ?i,?ure 2..'^) from wnicn to
oDtain trie code se^rnent and offset values for tne interrupt
Handler routine. Interrupt level 5 was cnosen anc* tnis
corresponds to a vector table aadress of:
4: - (4:0H + oH) = lieH
Tnerefore, tne address of tne Interrupt nandier must te
loaded in tnis location.
1CV4 is set to dY¥.. Tnis indicates 8086 mode,
automatic end of interrupt, and bufferea mode.
OCWl is used to mass unused interrupts. It is set
to BFH. Tnis enables interrupt level 5 ana disables all
otners.
2. Ill£ii31i3.Iiii2il iHd Testing
To implement tne desl-srn simply required removiniS:
default jumper E79-S83 and connecting a jumper between E75
and ES3
. Tnis connects tne output of timer on tne 8253 to
tne interrupt 6 input on tne 8259.
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A primitive routine was written tndt mitializea
botn devices as lesciDel above and loaded an interrupt
nandier address into tne vector taoie. Tne interrupt
Handier was a siTipie routine tnat performed tne foiiowin.?:
saved all registers on tne stacn, printed a message at tne
console, restored all registers, and reloaded tne count
value into tne timer. Wnen tested, tne timer-controlled
interrupt functioned normally.
G. MCOP.TEX INTSHP.aPT
As stated in Chapter III, tne ."^CORTEX operating system
uses a type of global interrupt for message Droadcasting.
The hardware configuration required to achieve this is
depicted in Figure 4.5. Port C of tne Bki55 is initialized
as an output port and to "issue" tne interrupt requires
setting bit 7 of port C to 1.
It is envisioned tnat future development will allow tne
CP/M-e6 operating system and ^CORTEX to co-exist in the
local RA^ of eacn independent user on tne AESIS multiuser
development system. Tnis was tacen into account in this
research effort. Nevertheless, changes in the hardware and
hardware initialization will be necessary before tnis can oe
achieved. Those changes are identified beiow.
Both MCORTEX and CP/^-SS (with tne Micropolis
integration), initialize tne i:259 interrupt controller with
exactly the same initialization command words. Interrupt
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ievei 5 was cnosen for l^icropoiis to oe of a lower prioriiv
tnan tue interrupt ievei 4 used by ^CORTEX. However, re'^aii
from Section F-l tnat tne operational command word is set to
BFH and tnis masxs all interrupts eicept level 6. Tnis
value will Jiave to oe changed to AFH to activate interrupt
level 4:.
The ^COfiT£X interrupt bit will also have to be rroved as
Shown by the dashed line in Figure 4.5. This is require*d
because the Micropolis diss drive uses Port C as a strobed
input/output port. Tne nardware dependent source code found
in the advance, pre-empt, and initialization processes of





Before me Micropoiis diss unit could be used, it was
first necessary to write a routine tr.at would initialize and
format tne diss surfaces. Tne purpose of initialization is
to write tne address and data fields of eacn sector onto tne
surface. Tftis is a controller invosed function. After
initialization, tne address field will contain tne re^^uired
nead number, trac^ number, and sector number. All data
fields will contain 5IH.
Tne purpose of formatting is to cnange tne contents of
the data fields from tne 51H tnat resulted durin? controller
initialization to E5H. Tnis is necessary because CP/'^-se
expects to find E5H in tne data fields in order to f^reate a
directory space.
Tne routine tnat was developed, MICMAL\T.CMD, is
completely menu driven and extensive error cneci!:in,? is
performed on all user supplied input. Tnis routine provides
not only initialization and formatting options but also
verification of initialization and verification of
formatting. Tnese additional facilities enaole tne user to
easily uncover any diss surface defects. For an explanation
of now to use MICMAINT.CMD, see APPENDIX A ^User's Manual
for tne AEGIS System).
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Tne Mlcropoiis disK surfaces were succes sfuiir
initialized and formatted witn MICMAINT.CMD. No surface
defects were found in tne initialization process.
B, DS7£L0P^^ENT OF THi] DEVICE DEPENDENT ROUTINES
As stated in Cnapter III, seven device dependent
routines were necessary in order to interface tne "^icropoiis
disic drive into tne AEGIS development system. Tne SELDSK,
HOME, SSTTHi:, SSTSKC, READ, and VRITE routines were
developed siiiuitaneously . Tnis was a consequence of tne
Micropolis 512 byte pnysical sector lenetn. Tte CP/^-^6
operating system utilizes a 128 byte logical sector lengtn.
Tnerefore, a pnysicai to logical sector mapping
(blocl^ing/de Dlocicing tecnnique) was required in order to
communicate witn CP/M. Tne metnod used nad an effect on ail
six of tnese routines.
Tne INIT routine required special attention as it was
used net only to initialize tne parallel I/O port, tne
timer, and tne interrupt controller out also to embed tne
tne interrupt nandler within tfte operating system. Tne
details of botn tne IN'IT routine development and tne
blocKing/deblocicing algoritnms used are given below.
1 • Initialization and In te rru^t Handier
Tne hardware initialization required for tne INIT
routine nad been previously developed and tested (see
Cnapter 17). It remained to develop an interrupt nandier.
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Recall tnat tne sole purpose of ine interrupt
handler is to effect communications Detween tne ^icropoiis
disx controller and. tne common memory. A status cyte,
command pactet, and a bl'd Dyte sector Duffer were
establistied in tne common memory to coordinate tnis effort.
Figure 5.1 depicts tne resultin^^ map of common memorv
addresses
.
The status oyte serves two purposes: to inform tne
interrupt nandler tnat a disK read/write operation is oeing
requested and to return tne success/failure "Ode tnat
resulted during tnat operation. It is initialized to 2FJH
as a part of tne "^icropolis IMIT routine. Tne status byte
is set to 00H to request a disic operation and tne interrupt
nandier will return v^AH if tne operation was successful. If
it failed, one of tne nine error codes listed in tne
Micropolis Technical "^anual pages ii4-:£5 is returned.
Tne command packet consists of eignt values: tne
command byte, six parameter bytes, and tne GO byte. The
parameter bytes were discussed in detail in Chapter IV,
Sertion B-4:. The GO byte can lase on any value and was
used. The command byte used in this implementation can be
either 4:7H for tne write operation or 4:EH for tne read
operation. Tnese values give ootn tne read and write
operations the desired characteristics of single sector























Figure 5.1 Final Conaon Ueaory Allocation Map
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Trie sector Dui'fer is used to transfer data to and
from tne controller. Botn primary and alternate data
transfer protocols are possiDie in tne proe;ra'nmed I/O node
and tnese are shown in Figures t.Z and 5.3 respectively.
The alternate protocol differs from tne primary protocol in
ttie amount of status cnecuin? required. as snown, tne
primary protocol requires a status cnecK between tne
transfer of eacn data tyte wnile tne alternate dees not.
Use of tne alternate protocol is possiole only if tne loop
time is greater tnan tne 1.5 mlcroseconds/oyte response time
of tne rontroller. Recall from Cnapter IV tnat ail
operations require a minimum of a MOV and an OUT instruction
and tnese two instructions need 4.2 microseconds to execute.
Tnus » the alternate data protocol was employed in tne
interrupt nandier to improve response times.
k Drief description of now tne resultin? interrupt
nandier woris is in order. Wnen tne timer-controlled
interrupt ccurs, tne interrupt nandier routine will save
tnose registers tnat are needed Dy tne routine on tne stacx
and cneci tne common memory status byte. If a non-zero
value is found, tne timer count value is re-loaded, tne
registers are restored from tne staoc, and a return is
executed wltn no furtner action tairen. If a zero value is
found, t^'.e command byte is read to determine tne direction
of data transfer (to tne common memory sector buffer for a
read operation and from it for a write operation"). Next,
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Figar* 5.3 Alternate Data Trancfer Protocol
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the entire comnand pacicet is transmitted to tne controiier
and wnen the DRL'O signal is sensed. tne data is trar.s ferred
using tne alternate protocol described above. Finally, tne
Terrrjination Status byte is read from tne controller and
placed in tne coiimon memory status byte, tne res-isters are
restored from tne stact, tne timer count value is re-loaded,
and a return is executed.
The interrupt handler and initialization routines
vere loaded into memory and DLT86.CMD was used to manually
set the interrupt handler's common memory variables. This
enabled extensive testing to be carried out and tne routine
was found to function as designed.
At this point, the interrupt handler was being
loaded into local RAi^ at tne top of tne transient program
area (TPA). Because all users :iive access to this area, it
would be quite a simple matter to write over or otnerwise
alter the routine and thus, disable tne disK communications
capability. A more practical solution had to be found. It
was decided to place the interr pt naniler immediately
following the return instruction of tne ^icropolis INI?
routine for two reasons. First, because tne routine wouii
be a part of tne operating system, it would not be as easily
accessible by the user. Secondly, this co-iocates the
routine with tne initialization of tne hardware used to
invoke it. This maires future modifications to tne routine
or the tpcnnique easier.
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Ttie pnysicai to iogicai s«=ctor mapping reuuirei for
tfte !^i'?ropoli5 liSK system was supplied, in part, Dy tne
Difijital Researcn DEBLOCK. LIB source file. Tnis file is
supplied as a part of tne CF/M-Bb operating system. It
provides a complete routine for HOME, 52TTRK, SETSEC, ana
SELDSK operations. READ anl WRITS operations are also
supplied but require tne user developed routines READHST and
^tfRITEHST.
Tne READHST routine tnat was developed prepares tne
command packet lescribea in Section 1 aoove and sends it to
tne common memory. Tne status byte is tnen cnan^ed to i? and
tne routine waits for tne interrupt nandler to cnanee tne
status byte. If tne status byte indicates success, tne
common memory buffer is copied into a local sector buffer
and trie operation is complete. If an error is incicated,
tne error flag used by tne BDOS is set and tne common memory
buffer is not copied.
Tne WRITEHST routine closely follows tne READHST
routine. First, a command pacKet is prepared and sent to
tne common memory. Tnen tne local sector buffer is placed
in tne common memory sector buffer ann tne status byte is
set to Z. Tne routine tnen waits for tne status byte to
indicate success or failure and tne BDOS error fla^ is set
accordingly. Tnis completes tne write operation.
7B

It snouid be noted tnat in tne RiADfiST and 'vRlTEHST
routines, tne status byte must oe set to only after tne
command pacKet and common memory sector buffer (\yrite
operations only) are set up. Tnis is necessary Decause wnen
the interrupt occurs, tne interrupt nandier will use tne
command pacicet and sector buffer in comrron memory at tnat
time. If tne status byte is set to <^ prior to preparing
common memory, tnere may or may not be enousn time to
prepare it. Setting tne status cyte to after tne common
memory b.as ^een prepared ensures tftat tne intended operation
will be carried out.
Trie IEBL0C±,IIB routines citei aDove were used in
tneir entirety to provide tne remaining device dependent
routines. However, one minor alteration was necessary. All
variable names were prefixed witn ""lIC". Tnis was reauired
because Almquist am Stevens' wortc usea tne same routines
for tne REr^EX nard disx [Ref. bj .
C. INTEGRATION INTO THE :^ULTI-USER SXSTEi^
To integrate tne ^'icropclis nard disic into tne multi-
user system, tne seven device dependent routines were placea
in a single file, RICHARD. ASe. Next, tne DisK: Parameter
Taoie was updated to reflect tne Micropolis disi unit. Sacn
one of tne five drive neads was configured to be to a
logical C?/M drive. Tne final logical to pnysical device











^^ V1BB>80 Babble Ueaory
1 B: REVIEX Floppy Diak DtItc
2 C: REkEX Floppy Diak Drive
3 D: REUKX Hard Diak Head
4 E: HKknX Hard Diak Head 1
5 F: H£UEX Hard Diak Head 2
« 0: REMEX Hard Diak Head 3
7 ff: Uicropolifl Hard Diak Head
8 I: Wicropolis Hard Di.k Head 1
9 J: Uicropolia Hard Diak Head 2
10 K: Uicropolis Bard Diak Head 3
11 L: Micropolifl Hard Disk Head 4
Tabl e 5.1 Log! cal to Phya ical DeTice Map
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calls to RECUEST and RELEASE were placel in tne READ ana
WRITE routines, tne label taoie file, CP^MaST.CIG, was
update!, and an 'INCLQDE ^'ICHARD. ASb ' statenent was placed
in tne BIOS module. Tne steps of Figure 3.4 were followed
and a new CPM.STS was generated. Note tnat in tne original
system of Almquist and Stevens, tnis file was titled
"CP!^^!AST.CMD". It was necessary to cnange tne name as a
result of otner wori accomplisned durin,? tnis researcn
effort. This is discussed in tne next section.
Tne master conditional asse:TiDly switcn in tne BIOS
module was set to false and a CPMSLAVS.SXS file was -reated.
Tne slave version is different from tne master version in
that tne Micropolis interrupt nandler and nardware
initialization, as well as tne intiaiizaticn of coiimon
memory syncnronization variables, are not included.
Wnen tne system was initially tested, it loaded
properly and only certain commands, sucn as DIR and REN,
could te executed. Commands sucn as PI? and STAT would not.
In fact, tne system would co-^e to a halt and reauired re-
booting wnen tnese commands were attempted. ^any
experiments were conducted in an effort to find tne source
of tnis problem. It was discovered tnat only tne built-in
commands (DIK, REN, ERA, and TYPE) would execute.
Tne difference between a built-in command and a
transient utility program is tnat tne buiit-in commanc
resides in memory as a part of tne operating system wniie
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tne transient utility program resides on disic. Tnus,
transient utility programs, iiice PIP, must first re loaded
in memory. Tftis proeram tnen Decomes tne applications
program of Figure 3.1. Any dislc operations required in tne
process of executing tne program must ce performed by tne
BDOS module. The applications program indicates tnat a disK
operation is required dv first setting tne CX re,?ister of
the 8(c86 to tne appropriate function numoer anl tnen
executing tne software interrupt nuroer 2^4. '^nen
interrupted, ttie PECS module will carry out tne indicated
function.
Tnis conflicts witn hardware interrupts. Recall from
Chapter II, Section A-4 tnat a software interrupt is of
higher priority tnan a nardware interrupt. As snown in
Figure 2.4, when a software interrupt is being processed,
the harlware interrupts are not sensed. A transient utility
program enters tne SDOS t^y executing a software interrupt as
described above to perform any read/write operation. In
this implementation, the read/write operation for the
'^icropolis can be completed only if tne nardware interrupt
occurs. Therefore, a deadlock results.
Tnis problem was solved oy executing an INT 7'^
instruction on the master board wnenever a Mi'-ropolis
read/write operation is needed. This forces the interrupt
handler to execute even though the entry to tne £COS has
prevented tne nardware from causing its execution. Tne
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CPM.SYS and CF^SLAVE.CMD files were re-generate-l as statei
above and tested again. All command file executions on tne
master board were successful. All four AEGIS system boards
were tnen booted and tne multiuser system was tested.
Simultaneous operations conducted on tnese four boaras were
also successful and it was concluded tnat t!ie Micropolis
disK unit nad been successfully integrated into tne
multiuser AEGIS development system.
D. A NEV EOOT RO^^ AND LOADER
Early in tne development stages of tne Mi':ropoiis
interface, it was discovered tnat a power failure would
destroy tne contents of bubble memory. Since, tne operating
system was booted from tnis device, woric ^ould not be
continued until tne bubble memory nad been re-formatted and
re-loaded witn tne operating system. Tnis is an extreneiy
time consuming? tasK and tne metnod is detailed in [Hef. b.
Chapter IV, Section DJ . Tnus, it was considered cesirabie
to be able to boot load tne operating system from tne RE^EX
floppy diss drive. A new boot ROM and loaaer routine were
developed for tnat purpose.
1 . Bo o_t Loader
As stated in Cnapter III, tne bH tyte EPROn' cnips
on tne iSBC 86/12A contain tne INTEL 95^^ monitor and control
is passed to tne monitor wnenever tne system RESET button is
pusned. Uotn ttie bubble boot loader and tne INTEL MES
8;5

system boot loader co-exist witn tne monitor in tnis 81
EPRO:V| space.
It was originally tnougnt tnat tne RE^i'X Doot
loader could simply De added to tne EPROM. However, tnis
was not possicie tecause tne space occupied Dy tne monitor
severely limits tne space available ror programs. Tne 5K
EPRO^ cnips occupy tne address space between i?FEt?02;H and
eFFFFFH. Tne 957 monitor occupies tne spare between eFE'^eeH
and 0FFD22H and contains a set of jump vectors at tne base
of tnis address space. Tnis leaves approximately 7H^
deciTial bytes of space for ooot loader programs. It was
decided at tnis point to maintain tne monitor and iNTi'L MDS
system boot loader in tne EPRO;^ and to replace tne bubble
boot loader witn tne one for RSMEX. Tnis would preserve tne
flexibility of oein^ able to boot load tne 86/1'dk from two
different systems instead of just one.
k boot loader simply loads tne program located en
tne reserved system traces of tne disx into memory and
passes control to it. It is tne responsibility of tnis
progran, tne loader, to ioaa tne actual operating* system
into memory and pass control to it. To develop a boot
loader for tne REl^EX would require tnat a woricing system
loader be placed on tne system tracts of tne disis:ette.
Since one nad net yet been written for tne RS.mex, tne bubble
system loader, LLRMBB^ .C'^D, was used for development
purposes. This would permit tne boot loader under
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development to load tne buDDle system loader from tn= R^MtX
floppy disc and tnis loader would tnen load tne operating
system from DUDble memory. A boot loader program,
RM7R0M.AS6, was successfully written, debugged, and tested
usin? t-lis technique. The source code for the INTEL MDS
boot loader was tnen successfully integrated into
RMXROM.Aee.
The system tracss of a single density, ei^nt incn
floppy disK have b.5K bytes of storage capa^'ity and tne
system loader must be limited to tnis size. To generate a
loader BIOS module for the RJCML'X, a -conditional assembly
switch was added to the present BIOS module. T^.e switcn,
"loader_bios", wnen set to true, only includes in tne
assembly tne device dependent code related to tne REMEX
floppy dis-^ drive. A new label ta.ble file and a new Disic
Parameter Table were created. Tnese files, L^R^'AST.C?G ana
LrRMAST. LIB respectively, reflect the RE^^EX floppy disK as
the only disir drive in the system. Tne steps of Figure ;f.5
were used to create tne loader (It should be noted nere tnat
the LDCPM.CMD provided by Digital Research for use in the
loader, expects to find tne system file as CP^.SYS and tnis
was the reason for the name change cited in Section C
above). The resulting loader, R^^XLDR.C^^D, was approximately
bK bytes and easily fit on tne system tracits. Tne REMEX
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system loader was debugsrel and tested using- tne RiiJ^'EX Doot
loader as tne test veiiicie.
3. PlO£I§.{!l!!liS.£ 1^1 l£EO^
'j^i th tne boot loader and system loader routines
complete, tne EPROM cnips could now be programmed. Tne BK
bytes of fiPHOM consist of four 21 byte INTEL •^715's.
Because of tne even-odl addressing used on tne Eb/l^A, two
of tnese occupy tne even ^K byte address space wnile tne
other two occupy tne odd ^I byte address spare. ier^ause tne
only space available for boot loaaers is located entirely
witftin t*^e upper ^K. bytes of SPROM, it was necessary only to
modify tne two 27l5's occupying tnis address space.
rrTS5.CMD was used to read tne contents of tne
upper 4-K bytes of tne S6/12A's EPRO^ and tnis was saved as a
CMD file. Again using DDTE^.C^D, tne existing boot loaders
were removed from tnis file and tne contents of R^7R0M.C^D
were inserted. This resulted in a single contiguous file
containing tne upper portion of tne 957 monitor, a boot
loader for tne REMEX, a boot loader for tne INTEL MTS
system, and tne jump vectors required by tne 957 monitor.
Two routines were tnen written tnat split tnis file
into two files: one containing tne odd aadress bytes and tne
otner containing tne even address bytes. Two new INTEL
2716s were tnen programmed witn tne contents of tnese two
files. Tne newly programmed cnips were placed on tne iSSC
86/12A and tested. Tne INTEL MDS system was successfully
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boot loaded by typinsr tfte command GFFD4:fcJ from tne -monitor
and tne AEGIS development system was successfully DootecL
from tne REMEX floppy disa: drive Dy typing me ccmTiand
"GFFC4:4" from tne monitor.
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VI. RESULTS AND CONCLUSIONS
A. EVALUATION
Two tests were conaucted to evaluate tne perfornance of
tne AEGIS levelopment system. Tne first test consistea of
assemDlin? a bfC cyte file and recording tne assennDiy time.
Tnis was done for botn tne r^icropolis dlsK- system and tne
REMEX Data '^arenouse witn one, two, tnree, and finally, four
computers operating simultaneously. Timing was accomplisned
witn a standard stopwatcn. Tne results of ttiis test are
snown in Tacie 6.1
Tne second test consisted of file transfers usine- tne
PIP.CMD file utility. Tnis represents a worst case
situation as file transfers are I/O intensive. Four
transfer directions were tested: REMEX to REI^EX, ricropoiis
to REMEX, REMEX to 'iicropolis, and ^icropolis to ^icropolis.
A single 'ZT^ Dyte file was used as tne transfer file. Once
again, tne test was conducted witn first one computer
operating and tnen witn two, tnree, and four '^orputers
operating simultaneously. Tne results of tnis test are also
snown in Table 6.1.
As indicated by tne assembly data, mere is not a linear
relationship between tne number of computers in tne system
and tne times required for assembly. In fact, witn four



















REHEX 25o2 37,0 43.7 58.2
ASU86




















11.5 38,9 48.6 67.3
Table 6.1 Test Data
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file is rougnly 2.b tines tne time required witn just one
computer. Ttiis is accounted for Dy realizing tftat, except
for tne contention for snared resources (common memory and
nence, liss access time), eacn computer can assemcie tne
file independently of tne otners.
From tne file transfer data, as well as tne assembly
data, it is immediately apparent tnat tne REMiiX Data
'rfareliouse operates faster tnan tne r^icropolis disK system.
However, tnis is not an order of magnitude as one mi,^nt
expect wnen comparing a DMA interfaced nard disic to one tnat
is interfaced usin^ programmed I/O. If tne ten millisecond
polled interrupt (used to communicate witn tne Micropoiis)
is taten into account, tne Micropoiis performance would come
even closer to tnat of tne REf^SX . Tne reason tnat tne
programmed I/O interface performance is close to tnat of a
DMA interface is tnat more time is expended in lisK nead
movement tnan memory access.
B. GENERAL CONCLUSIONS
Tne primary goal of tnis tnesis was met. A nardware
interface was designed for tne Micropoiis disic drive using
programmed I/O tecnniques and tnis was successfully
integrated into tne AEGIS multiuser system. Tne system was
demonstrated with four independent users operating
simultaneously. Tne addition of tne Micropoiis disK system
to ttie AEGIS system provides an additional 35. 5M Dytes of
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on-line storage capacity and snouia prove to be more tnan
adequate for program and data storage. Tnis frees tne R£^!2X
nard aist to De used entirely for tne SPY-lA radar emulation
rather than as a software storage media.
K boot ROM was also developed tnat allowed loading the
operating system from the REMEX floppy disK drive. Tnis
proved to be more reliable tnan the bubble boot procedure
used at tne onset of this researcn. Tne bubble menory
frequently "crashed" and required reformatting and reloading
before it could be used again. The cause for this was never
discovered except for noting that every time a power failure
occurred, the bubble memory would crash. The board nas on-
board power failure protection circuitry. However, the
facilities required to thoroughly test this circuitry were
not available.
Future research involving the AEGIS multiuser system
snould include expansion of tne current SK BFHOM to IcK and
development of a boot loader tnat would allow booting from
any of the devices in the system. As tne current system
stands, if tne REMEX floppy disK drive fails, either a new
boot ROM will have to be venerated or the old bubble boot
ROM will nave to be restored. Tnis may eventually prove to
be too inflexible.
Additionally, some type of protection scheme needs to be
implemented for common memory. Currently, there is no
protection and a user program that has sone out of control
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could quite easily lesiroy tne data in common memory. Tnis
development wouli require tnat some type of Hardware access
control be designed and tne SIOS module be moaified to





USER'S MANUAL FOR THE AEGIS SYSTEM
A. SYSTEM CONFIGURATION
Tne AEGIS development system consists of: one Dufcbie
memory board, four INTEL iSEC ee/l'^A Doaras, tne REMEX Data
'.Varenouse, tiie Micropolis lisic system, and a 'd'dl byte •"omrron
memory board. Tnese boards must meet certain requirements
in order to worx properly in tne system and tnese are
described in tne para^rapns tnat follow.
!• uiilii istc y5/i^A
This board is used as tne Micropoiis lisK unit
Interface and provides tne bus clocK and constant ciocx
signals to tne MULTIi^US. Tnis board must be positionea in
trie lCS-e0 cnassis in an odd-numberea slot (tne slots are














Tais will set up tne 3^55 interface for ttie Micropciis aisx.
To provide tne constant ciocir and bus cIock:
Add jumpers:
Eie3-Eie4 E10b-Elfe^6
This board must also contain tne EPHOM cnips witn tne RE^^EX
Doot routines. The final requirement is tiiat tne local Ra:^
be made inaccessible to ttie .MULTIBUS. Tnis is done fcy
adding juniper E112-E114 and removing jumper E115-E128.
2. All Otner i,S3C 86/12aIs
Tjie remaining boards must nave local RA^
inaccessable to tne r^ULTIBUS and must not provide any cIock:
signals. To maice tne RAM inaccessible, add jumper E112-E114
and remove jumper E115-B128. To disable tne cIock sie-nals,
remove jumper Eli53-Eifc!4: and Sl05-Eie:6.
3. REMEX Disx Driv£
Tie Remex controller board mus be plugged into an
odd-numbered slot in tne iCS-8e cnassis.
4. Bubble ilemcrx
Bubble memory must ce plugged into tne slot
containing tne RUN/KALT switcn (currently position 3).
5. 3HK B^te RAM Board
Tnis board can be plus^ed into any slot in tne
cnassis and must be configured to start at address £i?i5i?0H.
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B. ACTIVATING THE SrSTEr-
Before turning any power on, ensure tnat tne HUN/HALT
swiicn iocatea on tne front; panel of tne iCS-ee cnassis is
in tne EALT position. Next power-on tne equipment in tne
following order:
1. Apply power to tne iCS-y0 cnassis Dy turning tne
OFF/ON/LOCK fcey to tne ON position.
2. Turn on tne REMi'X ais£ oy toggling tne Oii'i/ON switcn
on tne upper ri^nt of tne front panel to ON.
3. Activate tne I^icropolis aisic Dy toggling tne switcn
on the ri?nt of its front panel to the up position.
4. Spin up tne RBM2X disir oy placing tne STOP/START
switcn located on tne upper left panel to START. Tne green
liffftt over tnis switcn win ^o out.
5. Turn on all CRT's.
6. Toffffle tne RUN/HALT switcn on tne iCS-E0 front panel
to RUN.
7. Press the master R2SST switcn on tne iCS-8fc^ panel
in. This generally requires more than one RESET (normally
tnree or four). Ttie indicator of a good RESET is tnat all
CRT's are printing stars and tnat tne eireen lignts over com
tne START/STOP switcn and tne A rfRITE PROTECT switcn of tne
REMSX are on.




1. Place a system dislc in tne REMEX irive E (leftmost
floppy drive) latel up and close tne door.
2. From the CRT connected to tne master &oard (ttie one
witn tne ^iccropoiis interface caDie), type "a". Tnis will
activate tne INTEL y57 monitor.
3. Enter tne command "GPFD4::4". Tne diss in drive B
will be accessed and approximately one to two minutes later
tne operating system will respond witn:
ENTER CONSOLE NUMBER
4:. Respond witn tne numoer on tne front panel of tne
CRT. Tne next request will be:
ENTER LOGIN DISK
5. Respond witn tne desired dist. Tnis will be tne
only dislc tnat you will be permitted write access to.
6. Tne master board is now operational. To activate
tne remaining boards, first locate any lisK drive tnat
contains tne following files: LI)BOOT .cr^D , BOOT. CMC,
CPMSLAVE.SYS , and LDCPM.CMD. Tnen type tne commands
"lDBOOT" and "ldCPM" from tnat drive. Next, type "u" from
any uninitialized board to activate its 957 monitor. Enter
tne command "GEefe:k' :4e;e" . as witn tne master board, you will
be queried for a console number and login dist. Reply as
with tne master board.
C. DE-ACTIVATING THE SYSTEM
1. Ensure tnat no floppy disics are in tne REMEX and
tnat all users nave finished.
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2. Press in tne master RESET button on tne iCS-S0
cnassis .
3. Place tne RUN/HALT switcn on tne front panel of tne
iCS-e0 cnassis to tne HALT position.
4. Turn off tne ^'icropoiis aisK: unit.
5. Place tne STOP/START switcn of tne RE^EX lisK in tne
STOP position. Tne green li^nt over tne switcn will go out.
Wnen tne lleht comes oa^^ic on tne disjc nas stopped. VMen
tnis occurs, turn tne RErEX power switcn to OFF.
6. Turn tne power off to tne iCS-Hi? cnassis.
7. Turn off all CRT's.
D. CREATING A STSTE.^ DISK
1. First, format tne lisz. Tnis will nave to De done
on a CP/,"^ compatiDle system as tne i»EGIS system currently
nas no formatting routine.
2. Activate tne system as described in Section 5 ^^ove.
Place tne formatted dislr in tne REf'^EX floppy drive r.
3. Locate any drive witn tne foliowine files:
LDCOPT.Cr^D, RMXLDR.C^D, CPM.STS, and PIP.CMD.
4. Issue tne command "lDCOPY EMXLCR.C^'D" from tnis
drive. lou will be queried as to wnicn drive to write to.
Respond witn "fi".
5. Finally, issue tne corrmand "PIP B: =F :CPM .S YS" (Note
nere tnat "f" was an arbitrary cnolce, as any drive witn tne
specified files on it will wortr).
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5. Tou now nave a system disic. It can te tested
following tne activation procedures descrioed in Section if
above.
E. MAINTENANCE UTILITIES
Tne system currently contains maintenance utilities for
tne bubble memory* tne REMEX Data Warencuse , and t.ie
Micropolis disx: system. Tnese are described selcv.
Tnere are two system utilities for maintenanre of
tne bubDle memory: DIAG86M.CMD and MBBS'^FMT .C^^D . DlAGd6y is
a self test of tne bubble and requires no user input otner
tnan tne command "DIAG86" to activate it. Any faults
occurring during tnis cnecK: are reported to tne console.
MBB80F^T is used to format tne bubble for a CP/'^
environment. Tne user will be astced to enier tne base
address of tne controller. Respond witn "ee^^^H", Tne
formatter will tnen format tne bubble memory.
2. REMEX DisK Drive
Two routines are also available for tne P.E^EX:
RMXMAINT.CMD and RMXFORMT.CMD. Before eitner of tnese
routines can be successfully executed, tne local RAM of tne
board executing tnem must be made available to tne MULTIBUS
as tnese routines were not written to pass information
tnrougn tne c^ommcn memory. Tfterefore, jumper S112-E114 must
be removed Drior to execution. RMXMAINT is menu ariven witn
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nine available funciions. Select the function from tne list
at tne console anl enter tnat numDer. Since tnese routines
are carried out by tne fir-riware of tne Ri'^'2X cortrolier no
otner user input is required. P.MXFOHMT will forrrat tne
REMEX for tne CP/M environi^ient. You will oe queriel as to
wnicn "nead" of tne disK to format. Tne nead to CP/M
logical device is ^iven in tne following list:
Head Drive D
Head 1 Drive E
Head 'd Drive F
Head 3 Drive 5
Select tne desired nead numoer and enter it. No furtner
inputs are required. Tou will De notified at tne console
wnen me formatting is complete. Restore jumper £llkJ-E114
after completing all desired maintenance on tne RKMEX.
Tne Micropoiis nas a single menu-driven mainr-enance
proi^ram, MICMAINT .Ct^D. Tnis program must t3e eTecutei only
from tne toard containing tne Micropolis interface. Prior
to runnin? it, ensure tnat all otner system users are logged
into a non-Micropolis lisle. Tne Micropolis "nead" number to
CP/M logical disic is given telow:
Head Drive K
Headl Drivel
Head 2 Drive J
Head 3 Drive S
Head 4 Drive L
Tnere are two types of commands in tne menu: initialization
and formatting. Tne initialization commands prepare tne
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dislc for use and verify rftai mere are no surface affects.
Tne formatting commanas prepare trie disK: for tne C?/f^
operating system. If it is desired to run a initialization
type of command, six values will De requested. Tr^ese values
are described below.
a. Pnysicai Address of Logical Sector e: Tnis
allows for a variety of logical sector mappings on tne dis'i
itself. In tnis system nowever, tnis value is currently Z
and tnis snould be tne response used.
b. Sector Skew Factor: Tnis enables tne sector
address to be pnysically sicewed on tne .isi. Currently, tne
CP/M operating imposes its own sKew factor and tnis value is
also set to ^.
c. Location of tne Spare: Tne Micropolis nas a
sector sparing capability. If a bad sector is rouna durin?
Initialization, tne spare can oe written in tne ^^d sectors
place. Until a bad sector is noted, tnis value is :^4. Tnis
will write tne spare sector at tne end of tne tracts (sectors
0-23 are tne only ores accessible by CP/^,).
d. CisK Head Number: Respond wltn tne lesired
nead number from tne list given above.
e. Starting TracK: Tne ricropolis nas 5S0 total
tracKs per riead, numbered from fe" to 579. Enter tne desired
starting tract number.
f. Ending Traci; Enter tne desired endin? traci
number. Tne selected command will be executed on all traces
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t5etwsen tne starting nur^Der and ending number. Trie forjat
commands only require me last four entries from tr.e list
atjove with ttie same conditions. All format or initialize
commands should De followed with tne correspond inr? verify
format/verify initialization command. Tnese require tne
same entries as for tne original command and ensure tnat tne














Thesis (AEGIS Moaelirg Group)
Professor Cotton
Tnis routine enables tne initialization
; : and formatting functions to be carried out
I : for tne r^icropolis DisK. It is JOTipietely


































































wstrb off eau 000000ieD
mic_5tat equ 0000i)000D
rnic_cnd equ 000000000
mlc lata equ 000000010












iri tiai_cmd equ 11010001b
verify_cnd equ 11010101b
init_ver_cmd equ 11011001b
































































mov dx, offset end rsg
;initi3iize disir




; output error ms?
;and start over
; adjust to binary
;5tore command
Jaaj for tbl entry
Ijget jump vector












mov ci,tdos_0 ;return to ccp
mov dl,t?en
int Ddos
rrov al,0 ;initialize count
















































;test for end of
;descript ion
;if end start over
Jelse ^et next msg
Jand output it
;^et logical sec Z
;get sKew factor
;get Ice cf spare





















main_4:: fnov ci,b(ios_9 joutput error msg
mov dx, offset err_l
i n t bios
jmpmain_3 ^andstarta^ain
maln_5: sub al,30ti ;adju5t to binary-
add ai,al JadJ for ibl entry




call rev ;output tne review
jmp main_3 ;second menu again
call c&^ J^et tne cnange
jmp main
_3 ;secor.l menu a^am
mov cl,D'los_y ;output warnins"
mov dx, offset warn
int bios
mov cl,bdos_l ;?et response
int bdos
cmp al , 'y
'
jz e_cmmd_^l
cmp al , 'r''
jz e_cmmd_l
jmp main Jstart over
e_cmmd_i: cmp cmd_type,2 Jcnect for command
ja e_cmmd_2
call rric_convl ;prepare parameters
jmp e_cmmd_3
e_cmmd_2: call nic_conv2
mov ci,bdos_9 ;output message
mov dx, offset ms^_y
int bdos
e_cmmd_2a: call mic_send ;send parameters
e_cmmd_2b: call mlc_status Jattn or ireq?
test al,masK:
j2 e_cmmd_2b
test al ,attn_maslc Jattn?
jnz e_cmmd_2c
mov ai,4:5e5n Jnust ce dreq
call mlc_data_out ;send E5n
jmp e_cmmd_2b
e_cmmd_2c: call mic_Du5y jwait on cntrl
call mic_irdy
call mic_data_in ;ffet term byte
cmp al,25i?n Jsuccess?
jnz cmmd_err ;no, tnen error
inc beff_tris:_num ;any tracics left?
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mov dx , ce,e_tric_num
cmp lx,enl_tr»c_nuni
ja e_cmmi_3b Jfinisned Here
;so Stan over
mov parm2,dl ;adjust parms
mov parm3,dh
jmp e_cmmd_2a
e_cmTid_3: mov cl,bdos_9 ;output message
mov dXtOfi'set t.ss_1^
Int bdos
e_cmmd_3a: call mic_send ;send first parms
call mic_ busy ; wait for cntri
call mic_irdy
caii mic_da:a_in ',sel term status
cmp ai,i£ ; successful?
Jnz cmmd_prr ; now error




mov parm2,dl ;aaju5t pdrm2
mov parm3»dn ;and parm3
jmp e_cmmd_3a
e_cmmd_3b: mov ci,bdos_9 ^output success
mov dx, offset msg__ll ;rressage
int bdos
jmp main ; and start over
cmmd_err: mov err_code,al Jsave error
call proc_err Jprocess it
jmp main ;start over
;Subroutine: proc_err
;Entry conditions: an error nas occurred in tne execution
i Of a command on tne disK
;£xit conditions: 'proc_err_ta ci ' nas been updatea
fRee-isters altered: none
JSubroutmes called: save ,restor, bin_dec ,de'j_asc ,nic_cusv ,
; mic_irdy ,mic_data_i n
JDescription :
; Tnis routine provides as console output
Jttie details of an error condition as issued by tne
JdiSK controller.
prcc_err:
call save ;save all ree-ibters
mov bl,t5 ;set up counter
proc_err_l: call mic_busy ;wait or cntri
call mic_irdy







proc_err_2: mov di,ai ;put sector in li
mov lti,efc;n Jciear in
call Din_dec ;convert it
call dsc_asc
mov asc^secdl Jstore it
mov asc_sec_l , on
mov asc_sec_2, Bi
mov dl,nead >get nead number
mov dti,fe;0n ;ciear in
call Din_lec ;convert it
call dec_asc
mov asc_lic_{iead ,dl ;store it
mov asc_dK_nead_l, tn
mov asc_dK_iiead_2, Dl
mov dx , De£r~trl£_Rurr ;?et tracK: number
call Din_dec Jconvert it
call dec_asc
mov asc_trK,ll ;store it
mov asc_tric_l , bn
mov a5C_tric_2 , bl
mov dl,err_code Jeet error code
mov da,een Jclear dn
call bin_dec ;convert it
call decease
mov asc_err_c,dl Jstore it
mov asc_err_c_l , bn
mov asc_err_c_2, bl
mov cl,bdo5_9 ^output end type
mcv dx, offset procerrtabi
int bdos
mov an^een Jclear an
mov ai,cmd_type
add al,al ;adju5t for table






mov cl,bdos_9 Jrest of table
mov dx, offset procerrtabil
int bdos
mov ci,bdos_l Jwait on user
int bdos ;to read it











; Tne executing program will wait nere




pusn ax ;save ax
rric_Dusy_l: call mic_5tatus ;?et status











; Tne execution of tne proeran will
;wait nere until 'irdy' is issued oy tne controller.
i
mic_irdy:
pusn ax ;save ax
rr'ic_irdy_l
:
call rr.ic_status ;^et status
test al,irdy_nasK Jready?
jz [nic_irdy_l










» Tne execution of tne program will wait
Jrtere until 'ordy' is issued By tne controller.
>
mic_ordy
pusn ax ;save ax
mic_ordy_l: call mic_status ;?et status
test al , ordy_masK Jreaay?






JEntry conditions: parameters are caicuiatea and in
; tne byte variables
;Exit conditions: parameters and coTimand nave been sent
JP.e^isters alterea: none
»Subroutines called: save ,restor,mic_bus.y ,mic_ordy ,
; mic_irdy ,mic_crnd_ou t ,mic_data_v'^ut
^Description:
; Tne command byte, six parameter tyies




call save Jsave registers
call mic_busy Jwait for rntrl
call mic_orly
call mic_cmd_out ;5enc out cmc
mov Dx, offset parml ;senl parameters
mov dl^fe? Jcounter
mic_send_l: call mic_busy ;wait for cntri
call mic_ordy
mov al, [bxj Iget parm





call restor ^restore registers
ret
J
sgeV »!« 'SS =5<^ =S« "Jt =!« JSt JSS >!« Ji« n« Ji< »!t JJt =?tV* J9tV tC :;« JiC 5P JJtV Jlt =f V*V J;« :;c :p :^e Jit ;? j;t jjc >,£ 3? VV ? o^
JSuoroutine: mic_cmd_out
;Entry conditions: 'ordy' signal nas Deen issued Dy tne
J disic controller and 'cmd_Cyte'





; Tne command in tne ovte varlaoie 'cmd_cyte'
;is sent to tne dis'^c controller.
»
mic_c'nd_out:
pusn ax Jsave ax
mov al,cmd_Dyte
out porta, al ;to bi-directional
mov al,mic_cmd ;enaDle end line
out porte,al
mov ai,acff_on ;activate output
out porte »al ; Duffer











;Entry conditions; 'irdy' signal nas
; liSK controller




; A byte of data is input
fdisK unit.
;de-activate tne
; out put buffer









mov al,rstrb_on ;turn tne reac
out portb,al ;on










jp ;;t ;(« ;<c jp jjs ;5C :p j)c jjt ;p ^ jjc V ;;t :?c ;5C JjeV 3)! ;ii« ;!t Sjs^ :?£ JiC ;;c ;p Jit jjt jp ;sc ^ic V 3? 5? 3;s¥ 5? s;s J? ^ =;« 5?^ -~ 5?
Subroutine: mic_data_out
Entry conditions: 'ordy' signal nas oeen issued oy tne






























out porte,ai ;cutpur Dufi'er









; This subroutine prepares tne pararreiers




call save ;save tne registers





mov cmd_byte , init_ver_cmd ;initiaiizp'
Jmp mic_convl_3 >'ani verify




verif y_cmd ;it was verify
mic_convl_v5: mov al,nead ;prepare nead num




mov dx , cefi'_trii:_num Jset ut) parameter
mov parm2,dl ;H and 3
mov parm3,lh
mov al»log_sec? Jset up parameter
mov parm4:,al ;4
mov al,sisw_fac Jset up parameter
mov parmb,al ;b
mov al,spdr ;set up parameter
nov parm6,al ;6
mov go_fcyte,i^ ;set up so byte




;Exit conditions: parameters are set for disic
;Reffisters altered: none




; Ttiis subroutine prepares tiie parameiers for




call save Jsave tfte res-s
Tiov ai,cmd_type
cmp ai,3 ; format?
Jz mic_conv2_l
mov cmd_byte ,ver_f orni_cmd;mu«t be verify
Jmp nic_convld_2
[T!ic_conv2_l: rrov cmd_Dyte , f ormat_cmd
mic__conv2_H: mov ai,nead Jset parameter 1
mov 01,4 ;ad Just position
sal al,ci
mov parml ,al
mov dx» Deg_tri_num ;set parameter 1
mov parm2,il ;and 2
mov parm3,dn
mov parm4,0 ;starting sector
mov parmb,24: ;process 24
mov parm6,'.5 ;not used
mov go_byte,0




;Sxit conditions: dis^i: nas been initialized
;Registers altered: ax, ex
;Subrcutines called: ric_status
JDescription :
; Tnis subroutine resets and initializes tne
J^icropolis dist drive and tne 8255 parallel i/o port.
jif the reset attempt fails, tne pros'rar is aborted and
































call rT;ic_status isez ihe status
cmp al,5tndrd
jz mic_init_3 Jtnen return
mov cl,t)dos_9 ;output error
mov dx, offset micrst_err;rre5Saffe
int Ddos










» Tnis subroutine reads and returns tne current
ivalue of tne Micropoiis disK controller's status port.
i
mic__sta tus :
mov ai,nic_stat Jenabi? stat line
cut porte,al
rrov al,rstrD_on ;turn on read
out portfc,al




mov al,rstrb_off J turn off read
out portD,al




JExit conditions: desired value is cnanged to new value
»Re?isters altered: none
;Subroutines called: save ,restor, 1 oe'_sec'^_nur,sicw_num,
; spar_loc ,nead_num , trt5:_nur
;Description :
; Tnis subroutine allows tne user to cnange
;a value tnat nas been previously specified by a call to
ithe appropriate routine.
cag:





















cmp al , 'e
'
j t cng_2
cmp ai , '5
j be chs_3
mov ci,tdos_9










mov dx, offset 'nenu_4
int Ddos
mov ci , Dd05_l
int Ddos
mov aa,0!i^




mov cl , bdos_9
























































cftff_lla : mov Des_trK_nurn tdx
jmp cng_13
cng_lH: mov cl,baos_9 i^ei new ending






cne'_12a: mov end_trK~num ,dx










; TJiis subroutine prints out at tne console a
;complete tabulation of user supplied input and
;returns to tne calling program.
rev
:
call save Jsave all regs
mov dn,i?0n ;convert logical
mov di,loff_sece ;sector to asc
call bin_dec
call dec_asc
mov asc_log_sec0,dl Jstore it
mov asc_log_secfe'._l , bn
mov asc_log_sec0_H , bl
mov dn,00n ;convert sKew
mov di,sKw_fac »* factor to asc
call bin_dec
call dec_asc
mov asc_sicw_fac,dl »'store it
mov asc_siJ:w_fac_l , bn
mov asc_SKw_fac_2, bl
mov dn,fc'0n Jconvert location
mov dl,spar ;of spare to asc
call bin_dec
call dec_asc
mov asc_spar,cLi Jstore it




mov (lti,00n Iconvert lisK
mov (li»nead ;nea(i to asc
call bin_a9C
call lsc_asc
mov asc_neacl,di Jstore it
mov asc_iiea(i_l , Dti
mov asc_heal_2 , Dl
mov dx, be^_trir_num ;convert beginning
call bin_dec ~ ;tr£ to asc
call dec_asc
mov asc_Deff_trs,dl Jstore it
mov asc_De^_tri£:_l , bh
mov a5c_b9^_trK_2, bl
mov dx,end_trK_num ^convert ending
call Diii_dec ;trlc to asc
call dec_asc
mov a5C_end_trir,dl Jstcre it
mov asc_end_trK_l , bti
mov asc_end_trK_l£, bl
mov cl,bdos_y ^output commana
mov dx, offset rev_tabl ;type
int bdos
mov an,e jclear an
mov al,cmd_type
add al,al ;adjust for tablB
mov bx, offset Jmp_tatl_4;^et jump vector
add bx,ax
mov dx, [bxj




cmp cmd_type,2 Jentire table now
j3 rev_l
mov dx, offset rev_tabl_i




mov dx, offset rev_tabl_2
int baos
rev_2: mov ci,bdos_l ;wait on user to
int Ddos Jread it






JExit conditions: 'spar' contains value for location
; of spare sector
JRe^isters altered: none




Tfte user is prompts! for tne location of me spare
isector. Tne valid range is 2 to 255. A number outside
of tuis range results in an error message and anotner
prompt. Tne valid number is converted to binary ana
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trs_num
ions: none
ons: dx contains a tracK number
tered: dx
called: save, restor, con_in ,asc_dpc ,dec_tin
ser is prompted for a tracK number. Tne
is to 579. Invalid input results in an
e and anotner prompt. 7ne valid number













































;Exit conditions: 'sicw_fdc' contains sector sicew
; factor
iP.e^isters altered: none
^Subroutines called: save , res tor, con_in ,asc_dec ,lec_Din
jDescription :
; Tne user is prompted for a sector s-cew factor.
»Tne valid range is d to 23. A numoer outside cf tnis
;ransp results in an error message and anotner pron?pt.
;Tne valid numoer is converted to binary and stored" in




call save Jsave ail regs
sKw_nun?_l: rrov cl,odos_9 ;output prorpt
~ mov dx, offset msg_3
int bdos
call con_in isel response
call asc_Qec Jconvertit
call dec_bin
cmp dx,23 ;cic for rans-e
jbe s£w_num_2
mov cl,bdos_9 ;output error nsg
mov ix^offset err_2
int bdos
jmp 52w_num_l ;start over
sir¥_num_2: mov sffw_fac,dl Jstore in '5icw_fac'




JExit conditions: 'log_sec0' contains address of logical
; sector
;Registers altered: none
;Sut)routines called: save , res tor ,con_in ,a5c_dec ,dec_bin
;Description:
» Tne user is prompted to input tne pnysicai address
»of logical sector 4?. Tnis number can be in tne ran^e to
;23. Tne input is cnecKed and an error message results if
>it is invalid. Tne user is also prompted again in tnis
;event. TJie valid number is converted to binary and stored









mov dx, offset m5ff_2
int bdos
call con_in ;get response
call asc dec ; c n ve r t it
call dec_bin
cmp dx ,23 ;clc for ran^e
Jbe lo2_5eci?_num_2
mov ci,bdos_9 ioutput error
mov dx, offset err 2
int Ddos
jmp log_sec0_num_l
mcv log sec0,dl ;st in ' icF_s

































in, asc_dec, dec_bin, save, restor
prompted to input a nead number in tne ran^e
Tne input is cneclced ,if an invalid number is
error message is output and tfte user is a^ain
r an entry. Tne valid number is converted to
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tains most significant ASCII
its entered







; JJDOS function It? is utilized to ir.put
;a line of edited data from tne console. Sacicspacing
;is permitted tnrougn tbe use of Control-K or Control-X.
JOnly a maximum of 3 characters can De entered. To
Jalter tnis, tne value of 'buffer' must be cnanged. i'or
?a complete description of BDOS function 10, see pa^'e 29
;in "CP/M-B5 Operating System System Guide" by Digital
jResearch. Two error conditions are reported: (l) if
;no data Has been entered and (2) if tne data enterea










con_in_l: mov cl, bdos_l'^5






con_in_H: mov cl ,bdos_9
mov dx, offset err in
int bdos
Jmp con_in_l
con_in_3: mov dl ,num_cnars
; ct for no cnars
; console output
;ioc of err ms^
;cne':K' eacn cnar
mov bx, offset asc_data_l ;entered for
con_in_4: mov al»[bxj ;valia asc number














con_in_5: mov dx,0 Jinitlalize result
nov bx .fc'
cmp num_cnar5,l Jck for 1 cnar
Jne con_in_b
mov bl ,asc_da ta_l
jmp con_in_B
con_in_6: cmp num_cnars,2 ;cK: for 2 cnars
jne con_in_7
mov bn ,asc_data_i
mov Dl ,asc_da ta_2
jmp con_in_6
con_in_7: mov dl ,asc_da ta_i ;mu5t be 3 cnars
mov on, asc data 2
120
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asc_dec
tionstdx contains ASCII representation of most
significant 2 digits of 4 digit number
contains ASCII representation of least
significant 2 digits of 4 digit number




Upon entry to tnis subroutine dx and bx must
ASCII representation of a 4 digit number,
digit to be converted is not 4 digits, tnese
re converted and tnerefore tne number must be






































































;most sie-nif in di
Jadj least sign if
121

add dXtdi Jfinai result
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Subroutine:dec_C)ln
Entry conditions: dx - Contains 4 disit BCD numoer




Ttiis subroutine converts tne binary coied decimal
(BCD) nuTiber found in dx into its binary equivalent
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Subroutine: bin_dec
'Entry conditions: dx contains binary







move power of Id
to en
snift BCD number
move it tc bx
masK off tne byte
multiply factor
move result to bx
dec power of leJ
add to result





masK off last byte
final result
result 'bin_num'
move result to dx
J? ;? JS ^ SP t! ;?VP =P 5? 3? 5? V 5?V 5? J? =P 5? 5? =!"? tS






; Tfte binary numoer founa in register dx upon
jentry to tnis routine is converted to its binary coded
t'leciTiai equivalent. Note tnat no cnecics are made on tne
^validity of tne number but tnat any nurber outside of the
jrange 0-999 deci-nai win produce unpredictable results.
»
bin_dec :
call save ?save an registers
mcv di»d2 Jsave tne number
mov bXtOffset table_l ;translate table
mov bp,0in jinitialize mass
mov an5_ls,0n ^initialize result
mov ans_ms,0n
mov cl.en ;init tbi position
bin_dec_l: and dx»bp Jcnecrc for bit set
c m p d X , i:' n
jnz oin_dec_3 ;update tne result
bin_dec_2: inc cl Jupdate position
cmp cit0an ;test last cnecic
jz bin_dec_6
snl bp,l ; update tne ma Sir
movdx,di ^restore number
jmp bin_dec_l
bin_dec_3: mov ai,cl ;offset trans tbl
xlat tabie_I Jtransiate number
add al.ans^ls Jupdate tne result
daa ;adjust result BCD
mov ans_l5,al t'store result
Jb bin_dec_5
bin_dec_4:: mov bx, offset table_'^ ;point to table_2
mov al ,cl
xlat table_2 ;transiate number
add al ,ans"ns
laa ;adju5t to 5CD
mov ans_ms,ai ;store result
mov bx, offset tabie_l ;restcre PX
jmp bin_dec_H
bin_dec_5: mov al,ans_ms ;add l to ms byte
add ai,ln
daa Jadjust result
mov ans_ms,al Jstore result
jmp bin_dec_4
bin_dec_6: mcv ax,0
mov al,ans_ms Jfinalize result
mov cl,S ;ioad snift count
sni ax,cl





mov d5c_num,ax jsave result
call resioT ;resior register?
mov dx ,dec_num Jmove result to ix
ret
Subroutine: dec_asc
Entry conditions: dx contains 4 di^it aCl nurnber
Exit conditions: dx contains most significant 2 digits
in ASCII code





The 4 di^it BCD nurrcer found in dx upon
entry is converted to its ASCII equivalent and placed
in dx and bx. No cnecK is made on tne validity of tne
data in dx.
dec_asc :




mov bp,01a ;initialize flag
mov al,dl ;al low nyDDle
mov bi,dl ; bl nign ny bbie
dec_asc_i: and ai,0fn
and bl,efen
aad al,3i?n ;convert to ASCII
mov c 1 ,
4
s n r b 1 , c 1
add bl,3i5n ;convert to ASCII
mov cl,al
mov cn,bl ;move result to ex
cmp Dp,0iJn ;ia5t conversion?
Je dec_asc_H
mov op,^0n



















; Tnis sucroutme pusnes all of tne registers on tne
jstaci!:. Note ttiat tne call return is preserved.
f
save:
mov temp_ax,ax ;save ax
pop ax ''pop return address
nov temp_5tacx,ax Jsave call return
mov ax,terrp_ax ;restore ax














fEntry conditions: stacK contains all tne registers
;Exit conditions: registers are restored to tne condition
;prior to the call to 'save'
;Pepisters altered: all except cs
;Sutiroutines called: none
jTescription:
; Tnis subroutine returns ail re,?ister5 to tneir
Jsame condition prior to tne call to 'save'.
restor
pop ax Jpop return address
mov temp_5tacic,ax Jsave tne call return










mov temp_ax,ax ;save ax
12b

rrov ax ,temp_siac£ Jrestore call return
pusn ax




Jused ty save anl
Jrestor
Jused By trK_nuri
:?c jp j;« :;«V ;!e 3}cV» J)t»P V J? JJs JP 5? s? S!C a?V s?VV 5? J;« ns 5? nS >P y? JP y,s 3!t :p sp »;e 5? 5? j;: J?V =? iP ^ »!t =P 5?V 5? i^



























dec nu^ Iw 00ft
STORAGE REQUIRED ET CON IN
buffer db 00ft
num cftars db 00ft
asc data i db 00a
asc lata 2 db 00n
asc data 3 db 00ft
ms data dw 00a










































STOHA&E RSOUIRED BT REV
'Initialize tne Disic $'
'Verify Initialization $'
'Initialize and Verify 5'
'Format tne Disc $'
'Verify tne Format S'
wip,cr, if
,
'Command to be executed
'S',rr,lf





























, 1 f » 1 f
'Striice <enter> to continue'








wip ,cr , If 'Stati sties on Command
'Abortion: '
cr , if , 'Command bem^ executed: s
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proc err taol 1 lb cr,if, 'Disi nead number:
asc_dic_h9 3d db 0ea
a5C_ik:_h9 ad 1 lb fe50n
asc_dic_nead_[2 db 00tl
db cr,if , 'Last trie number processed: '
asc trie db 0011




'Last sec number processed: '



























































































dD wip.cr, if, 'Initialize tne DIsk:'
dt) cr,lf,' Tnis command is used '
dD 'to write tne address and '
db 'data fields on tne disK.'
db cr,lf,'It snouid only be used if'
db a disic fault is suspected'
db cr.if ,if




db cr,lf,' Tnis command is used in
lb ^conjunction witn^tne Initialize
db 'command. ', cr» If , 'Any errors tnat
db 'are discovered'
db 'durin? verification
db 'are reported at tne console.'
db cr,lf
db 'Tne error codes can be found in
db 'tne Micropolis Tecnnicai Manual
db 'pp ii4-<:b'
db cr,lf ,if
lb 'stride <enter> to ''cntinues'
db cr. If, 'Initialize and '
db 'Verify simultaneously: ',cr,lf
db ^Tnis is a combination of tne '
db 'previous t*/o commands.'
db cr,lf ,if
lb 'striKe <enter> to continues'
db wlp,cr , if , 'Format tne EIsk:'
d D cr, If
db 'Tne controller will pla-re bin in
db 'all data f lelds ' ,cr , if
,
'curing '
db 'initialization of tne disK. '
db cr.lf
db 'Tnis command is used to reulace
db '5in witn Ebh as tnis is ',cr,lf
db 'wnat CP/M expects to find to'
db 'create a directory
db c r , 1 f , 1 f
db 'stride <enter> to continues'
db wiD,?r , If , '7e rify tne Format:'
ID cr,lf




















data fields of ine dlsK.'
r,lf ,lf
stride <'enter> to continued'
ip,cr,if , 'Read a Description of
tfiese commands : ',cr, if » if
A. quicic loou: at tne commands
available in tne Micropclis
r. If , ''Maintenance area . 'cr ,lf ,if
stride <enter> to continues'
ip»cr,lf , 'End tnis session:'
r,lf
Immediately terminates tne
session witn no furtner action.'
r.lf .if






































cr If. 'Sel «ct Option:'
cr, If, '(e) Initialize tne diss'
cr it', '(1) Verify Initialization'
cr if. '(2) Initialize and Verify
'simultane ously '
cr If, '(3) i'ormat tne iisk'
cr if, '(4) Verify tne Format'
cr, If. '(b) Read a description of
'trlese commands
'
cr If. '(6) End tnis session'
cr If, 'Enter selection ==> S
'
cr If, 'Sei ect Option:'
cr, if. If,' {^) Review entrys '
cr If. '(1) Cnange an entry'
cr If. '(2) Execute command '
cr If. '(3) Start over'
cr If, '(4) End session'
cr If, If,' Enter selection ==> s'
cr if. 'Select value to cnan^re:'
cr If, If,' (e) Pnysical aiiress of
'loeic al s ector 0'
cr If, '(1) Sector sxew farter'
cr if, '(2) Location of spare
cr If, '(3) DisK nead number'
cr If, '(4) Pe^innin^ tracic number
cr if, '(5) Ending tracir number'
cr if. if,
' Enter selection ==> s'
cr If, If,' Select value to cnan^e:
cr If, '(2) Disic nead numoer'
cr If, '(1) Pe^innin^ tracir numoer
cr if, '(2) Ending- tracts: numcer'








dc cr,lf 'Micropolis DisK Reset Errors
dt wip, De,cr, If , 'Error in input.'
dt? 'Only integer data is valid.
db cr.lf, 'Try again ==> 5'
db wip,be ,cr,lf 'Xou nave not


























































c r , 1 f '7a
cr.lf 'In
'addre ss
























e of tnis program will'
tne contents of lisic !!!!'
you wisn to '
(y/n)? $'
put diss nead numoer. '
lid ran^e is ^ to 4 ==> S'
put tne pnysicai '
of logical sector e .
'
lid ran^e ^ to 23 ==> S'
put sector S:cew factor'
lid range e to 23 ==> $
'




put eniing tracic number. S'
put location of '
ctcr
lid ran^e ^ to 255 ==> 5'
'Currently formatting'
verifying format of list'
ease stanlby $ '
'Currently initializing '
erifyine- disic'






















cffd type dD een
iog_sece dt ^50n










PROGRAr^ LISTING Oi' CPMSI0S.A85
;Pro^ Name : CP^B
JDate : 5 Ap















Is (AEC-IS Modeling Group)
essor Cotton
Dios is for use wi tn tne iSB86/l^A.
udes ioj?in and iopout routines and all
/j^rite operation conducted via coT^mon
ry. It also includes tne cole for
rating a loaier for tne Renex floppy






















;set for loader version
;common memory segment
;syste'n addresses
blos^int equ 2'd^ Jre ervei iiCOS interrupt







;start of CC? code
;BD0S entry point































; transmit buffer empty
I'receive data available
bios: ;JUM? VECTORS
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Entry Point Routines




inciuie login. a8b ;iogin S. icgout procedures
ENDI?
INIT: ;print signon message and initialize nardware
;anl software
mov ax,c5 iwe entered witn a o^r^PF
mov ss,ax ;so use cs : as initial
mov ds,ax ;segment values
mov es,ax
mov sp, offset stifbase fuse local stacic
eld ;clear direction flag
IF not loader Dios
THIS is a EIOS for tne CPM.SYS file
Setup all interrupt vectors in low
memory to address trap
pusn ds
pusn es
mov ioDyte,0 Jclear i/o Dyte
mov ax.e ^address trap routine
mov ds,ax
mov es,ax
mov int0_of f St ,of f set int_trap
mov int0_segment ,cs




rep movs ax, ax
mov bdio
,





Tnis is a ilOS for tne LOADER
135

pusn ds Jsave data segment
nov ax,i?
[Tiov d5,ax ;point to segnsnt ^
mov Ddio, bdo5_of I'set ;?orrect offset
nov Bdis,CS Jbdos Interrupt seprment
pop ds
ENDIF ;ioader_bio5
call con_init Jinitialize ronsole
xor bx,Dx ;£"et mass storage
inil:
•nov ax,intDl[DxJ ; ini tializat ion taoie
or ax, ax ; quit if end of table
Jz ini2
push bx
call ax Jcaii init entry
pop bx
inc bx ;step to next entry
i n c bx
j-np inil ;ioop for next
IF not loader bios
ini2:
call login






nov bx, offset si^nonl Jprint sien on message
call pmsg
movcl,t:5 ;de fault to 'a' on coldstart
nov unit,i?
ENDIF ;ioader_bios
Jmp ccp jjump to coll entry of CCP
136

WBOOT: Jenter CCP at commana ievei
jmp ccp+5
CONST: ;return console status





; return non-zero if na







; read data ^ rerove oarity tit








;xnlt Duff is empty
J
sp :sc :?t :p ;? ;;« :p >;t 3? ^te J? 3!c ;p :? as ;p ^ V 3? >;« JP JP s!« J?^ J? 5? 5? »P 5? sp3P JP 5? >r sp »P >? V »P Sit s? 5? spsp s? 5? 5P »P 5r
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ai ,lan »' return eof
;;ej;sv*nSVVVs?VVS?ii!fii3FJ?V5itVJrS?VS5tV5?VVJ?VVVVJ.;J.sVS?VS^s?i;sVi.sVs;5VVV;.s5.iVVVi;iV5r'.iVVV











;(CWit s?V 5!t 5? Jit 3?V 59t :?» ^ sp 5? J)e 5!tW iit JP J? 3? =P ^ =!« =;e * 5?*V ^ '? 5? JPV? sp^ J? 5? • ;,;;;: V 5sw Jit 5^WWV
SELDSK:
jreturn pointer to appropriate list
;parameter DiocK' (zero for Dad unit no)
;nOT£: nunits is defined in tne .ctV' fiii
mov unit ,ci
.TIO V bx,0iJi3(in







































SSTDMA: ;set DMA offset given by ex
nov d7ia_adr,cx
re t
RHkD: ;read selected unit, tracx, sector to ima addr
;read and tirrite operate by an indirect caii
;tnrougn tne appropriate tacie contained m
'j the configuration file. It is tne programmer's
f'responsi bill ty to ensure tnat tne entry points
;in tnese tables matcn tne unit type
xor bx,bx
no V bi ,uni
t
add bx , bx
call rdtblLbxJ
ret
WRITE: ;»^rite from dma address to selected
;unit, tracic, sector
xo r bx, bx




LISTST: ;poil list device status
;not implemented
or al,effn ^return ready anyway or
ret Jsystem may aang up
J
;;« ;)c 3;t ]p 5? 3? ;9C j;t 3JC Ji« jp s^e :(c jjt jje :;« V 3}t jjc J? V^^ =P J;e =?: :;« .^ J? nt >? J? SP J?V ^ 5?^ J? =P JiS ^ s? 5?:^ »r nS SP V
SECTRAN: ;translate sector ex by table at [dxj
;nOTE: tnis routine is not adequate for
;tne case of >= 256 sectors Der tracH:
139

jstiil it's belter tnan DR's whicn is not









;cn9Cff for no table case
fadd sector to table addr
;get lOi^ical sector
SfiTDMAB: ;set TMA segment given oy ex
Tov dma_seg,cx
re t
GETSEST: jreturn addr or physical memory table
fnov bi, offset segtable
ret
GETIOEF: ;return iobyte value
Jnote - tnis function and SETICiiF
;are OK but to implement tne function
;tne cnaracter 10 entry point routines
I'Tiust be modified to redirect 10









sp 3? jp >p sp jp Jit J? >;« ;^ :;( jj« ;5t 31S^ ;;e SiC j;t sje jjt 5;e jjc J? Jic »ie :(e sp sje 5? 3}! 39: 3? 5i« J? }? :;«^ ;^ ^ 5? :p 3p J? jp jp 5? sp^ ;? ;it^
14:65

IF not loader Dios
int_trap: jlnterrupt irap - non interrupt
jdriven system so snouid never gez
;nere - send, mesage and nait
cli Jbiocic interrupts
mov ax,cs
mov ds,ax >^et our data segment




con_init: ;initiaiiz9 console driver
Jactually done by trie iSiiC86/l^a monitor
ret
;send a message to tne console
Jffet next cnar from rnessa^e
;if zero return
fprint it
; DISK INCLUDE FUSS
include rxflop.aBb
include micnard.a86

















SNDIF not loader Dies
RESOQRCE ALLOCATION
:^:!CS!cvVV'rV5p'i«V'?V'!:5f 'r'P Sis'? V5p»r>PV»?V 'PSJt'rVV'P'P s;5 5PVVs<c '^iV'? =;«'?';«VSpspsi^Sr^ V5p
low-level synchronization of access to tne sr.arel
device. <5ync.aB6> must include tne tnree entry
points defined in tne cf?. files. Tr.ese are
called on initialization and before and after
accessing tne resource respectively.
IF not loader Dios
include sync.aS6
ENDI? not loader digs
DATA S. LOCAL STACK AREA
cseg $
signon do crtlf,cr,lf








IF not loader bios
db cr,lf,lf,' ^'odifiea
db ''d2 April 1983 by'
d b c r , 1 f ,
'
db 'r^arfc L. Perry'
db cr,lf,lf
db ' Forusewitna Bubble Me T.ory,
db 'tne REMEX Datav^are House, ', cr , If
db ' and tne Micropolis Disic Drive'
db rraf ,lf .If »k:




signonl db cr.if.' CP/M-B6 Loader
lb cr.ii',' Versionl.^'
db cr, if , 'Loading CP/M from zne fiemex













c r , i f
'Interrupt Trap Halt'













local stacic for initialization
Jsyste-n memory segment table
segtable db 1 ;i segment
dw tpa_seg ;ist seg starts after l;I3S
dw tpa_len ;and extends to top of TP.l
DISK DSVICii; TABLES
;tne included .cfg file below maps unit number to disK
;ievice type, it provides tables of entry point
Jaddresses for use by init, read and write. Tftese
;addresses must appear in tne appropriate include
;file for tne particular device type
include cpmmast.cf?
IF loader bios
Jread in conf iguratio;
; table




;tne included .lib file contains disK: definition
Jtables detailing disic cnaracteris tics for tne Ddcs
;.li6 files are venerated by GENDEF from definition.
Jfiles and must comply witn tne allocations made in
Jtiie ccrrespondins configuration file.
IF not loader_bios
•








—_.—__ _——.—_—_ — —
J
include Idrmast.lib ; read in disK: def tables
;for tne loader
ENDIF ;ioader bios
JX Jge^ V Jit S!« :?t ^95 ^ :!«» :!e Jjt Jjc j;t ;(t* J9C Jjt Jjc :5c jjc :;c jp jjt 3jt ;!t jjc 3JC J? 3?c JjeV » 5JC :? >jc :(c ;«! 5JC jjc^ >;« J?:V V >?:V »? 5^
END OF SIOS
lastoff equ offset $
tpa_se? eau ( lastof f-^0400h+15) /lb
tpa_len e:iu 0fffn - tpa_seg
db ;fill last addr for GENCr^D




Int0 offst rw 1













PRO&RAM LISTING OF CPMMAST.CrC-
;Prog' Name : CF^MAST.CFG { Master Conris-uration for CPM^
;Date : 25 April 1983
;Molifie(l ty: Marlr L. Perry
JFor : Thesis (AEGIS Modelin? Group)
JAdvisor : Professor Cotton
;Purpose : Tnis code is an include file w/ir CF^BIOS.ABfc
; It contains tne device tables for access to
» initialization, read, \ write rcutir.es. It










;intbl contains a sequence of addresses of initialization
Jentry points to te called by tne FIGS on entry after
;a cold boot. Tne sequence is tern^inated by a zero entry
IF master and not loader bios
intbl dw offset mbe?dsK:_init ;initialize Bubble
dw offset rxflcp_init Jinitiaiize Hemex
dw offset initsync ;initiali2e sync variables
dw offset init_login ;initiaiize login
dw offset rri^_init JMicropolis initialize
dw <i ;enG. of table
ENDIF ;fraster and not locder_bios
IF not master and not loader_bios
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intbi dw offset mGS21sU:_ini t ;initlaiize BubOie
i^ offset rxfiop_init ;initiaiiz9 Remex:
dw '^ ;end of tacie
ENDIF ;not master and not
; loader_Di os
; READ TOLE
;rdtbl and wrtbl are sequences of lengtn nunits, containing
;t.ie addresses of tne read and write entry point routines
Jrespec tively wnlcn apply to tne unit numcer corresponding
ito tfte position in the sequence. Tnese and tne entry pts
;for initialization must correspond to tnose containec in
;t!ie appropriate include files containing? code specific
;to tne devices.
li' not loader bios
dw offset mic_read ;I: is micropolis disic 1
dw offset mic_read ;J: is Micropolis disi?: 'd
dw offset mic_read ;i: is ^icropoli? dist 3
dw offset mic read ;L: is ^^icroDOli5 dis.ic 4
; WRITE TABLE




















rdtbl dw offset mb8KdS£_read JA: is a bubble remory
dw offset rxflop_read ;if: is Remex floppy disic 1
dw offset rxfiop_read ;C: is Remex floppy disic 2
dw offset rxnard_read ;r: is Remex nard disc '^
dw offset rxnard_read ;E: is Remex narc disK 1
dw offset rxnard_read ;F: is Remex nard disic 2
dw offset rxnard_read ;Z is Remex nard disK: 3















dw offset mic nome
; SELD5K TABLE






















trlctDl dw offset mcB^dsX_se ttrK
dw offset rxf lop_settrK













sectbl dw offset mDB0lSK: sstse;
Iw offset rxf iop_setsec









dw offset mic setsec




PROGRAM LISTING OF MICHARD.A86
: MICHARD.ASb (Micropoiis Harl Tislt)
: 13 April 19B3
oy : Mars L. Perry
: Tnesis (AEGIS Modeling Group)
: Professor Cotton
: Tnis coae is an include file w/in tns
BIOS. It contains tns nardware dependent
code for tne "^icropolis DisK Drive
;p ^ jjc J^c Jjc 3i« >;« ;:;« Jic jpjp :^c 3;t s^ 5? jjc >p JiC ?;« >? »p J? :^c jp ;pV 5? :;« >it >P >P >? sp V 'it^ =? ^^ =1«* 5? =!« 5? *»: =?^
EQUATES






































































mic wstrb_oi'f 9qu ei^ei^iJei^b Jwrite sifi-nal off
mic_stat equ i3t50i3feJ2;k)eb ;status sie^ndi
mic cmd equ K0000000D ;conmand signal
mlc_lata equ 000000 01 t) ;data signal
mic_strD_on equ 00000010b Jinput iatcn signal
mic sirb_off equ 000000111) ;iatcn signal off
mic_act_on equ 000001000 Joutput signal
mic_acK_off equ 00000101D Joutput signal off
mic en sel equ 00000010b Jselect enaole
mic^stndrl equ 00010110b ;normal reset
mic_irdy_'nasK equ 000000010 ;input ready
mic_orly_masl5: equ 00000010b ;cutput ready
mic_tusy_ma5i£: equ 00010000b ; busy
mic_mas!c equ 10100000b ;attn or areq
mic_attn_ma5K eau 10000000b ;attn only
mic lreq_Tiasic equ 00100000b ;areq oniy
rric~cml_masK: equ 00000011b ; command
mic_rd_cmd equ 2^en. j micro polls read




— sector cKinff ~ —___-. ____
mic__una equ byte T3tr [ til ;name for byte at EX
mic_Dis:siz equ 16384 ;CP/M allocation size
mic_nstsiz equ bl^ ;ftost lisH: sect size
mic_nstspT: equ ?A ;nost disx sects /trs
mic_ftstDlK: equ rr;ic_n5tsiz /1^8;C?/M sectb/nost buff
mic^secsnf equ 2 ; io^Hf nic_nst cix.
)
mic_cpmspt equ mic_ns t blK t: mi^_fistspt
;CP/^ sectors/ traci
mic_secms'£ • equ mic nstbiic -1 t'sector masK:
mic_wrall equ ; wri te to alioca ted





d ;*rite to unailo?ate
; INIT ; called from INIT
i
mic_ini t:
















mov ai ,mi':?_strD_of f Jinsure strode
out mlc_porte,ai ;is off
mov a 1 ,mic_9n_sei ;set select am
out mic_portD,al t'enacie
mov bx, offset micrst_T)s?^;outpui reset
call pmsg
movcx,le" Jwaitlbe'^oni





caii mic_status J^et tne status
cmp al ,mic_s tnard
jz mic_init_3 ;tnen return
mov Bx, offset micrst_err; output error
call pmsg
load tne vector table for tre interrupt nandler
mic_lni t_3:
pusn es ;want to aidress
mov ax,fc5 JaDsclute ^
mov es ,a
X
mov ax, offset mlc_lnt_7e Jinterrupt n^jmoer
mov es :mic_ip_7fe;,ax ;stcre inst ptr
mov es :mic_cs_70,cs ;and cs value
pop es ;re5tore extra se*:
initialize tne interrupt controller
mov al,mic_icwl ; control worn 1
out mic_pic_po rtl , al ;output it
mov ai,mic_icw2 Jcontrol word 2
out mic_pic_port2, ai ;output it
mov al,mic_icw4 ;control word 4
out mic_pic_port2,al ;output it
mov al,nic_ccwl ;set masu: register
out mic_pic_pcrt2, ai
initialize tne timer and set tne status oyte
pusn es Jsave extra se^-;
mov ax,cmemseg ;to address common
mov es,ax
mov mic_stat_Dy te,i;:'f fn Jany ion-zero vai
pop es ;dore witn status
mov al ,mic_mode_cn tl >set mode
out mic_mode_port ,ai












now set up tue interrupt nandler
mic_int_7Z
:
pusn ax j'Sdve state





mov 5av_ptr,s? ;save stic pointer
mov 5av__seff,ss ;save segment re?
mov sp, offset int_Dase ;set local pointer







mov e s , a X























; act ion needed?
;no tnen return

























































Jstore it in Dufter
; continue
,*get status











before final pop of ax reload counter
mov al ,mic_lsb_value ;ieast sig value
out mic_count_port ,al
mov al ,mic_ms D_value












IF not ioaler Dio5
»
—
;H0ME entered t'ror" HOME jump
;tio.Tie tne seiectei lisle
mic_noiie:
mov al ,mi?_?istwrt ;cnecK for peniini? write
test ai,ai
jnz mic_nomed









;is tni? tne first activation of tne drive?
test DL,1 ;i5D = e)V
jnz mic_selset
;tni5 is tne first activation, clear nost Cuff




; SELECT TRACK entered after SETTRK juTip
mic_set trs:
:
;set tracx ^iven cy registers CX
mov mic_seictr!c,CX JtracK: to sees
ret
; SELECT SECTOR entered after SETSEC jump
mic_set5ec:
?set sector ?iven by register cl
mov mi c_se!csec ,cl ;sector to seen:
re t
; READ entered after REAL jump
mic_read:
;read tne selected C?/^ sector











'j^RITE entered after 'a/RITE jump
nic write:
;write the selected CP/n sector
mov mic_readop ,i5






write to unaiiocated, set parameters
mov mic_unacat
,
(mic_Dii5:5i2/liie ) ;next unaiioc re-b
mov ai ,mic_seicdsH: idisic to seex.
mov mic_unadsic,al ;mic_unadSK = rTiic_se£dsi5:
mov ax,mic_seictrK:
mov mic_unatrl£,ax »*mic_unatrK = nic_sei£trvc
mov al ,mic_seKsec
mov mic unasec,al >mic unasec = mic sexsec
— Sector Bloci/Deblocic Suoroutines
mic .cnKuna
:
;cnecic for write to unallocated sector
mov bi, offset mic_unacnt










mov EX, offset mic_unadsK
cmp ai,mic_nna
jnz mic_alloc













tracts are tne same
nov al ,mic_seKsec









natcti, move to next sector for future ref
inc mic_una ;mic_una5sc
;= mic_unasec+l
mov al»mic_una ;end of tracK?
cmp ai ,mic_cprnspt Jcount C?/M sectors
jD mic_noovf >si£ip if ceicw











jTiatca found, marlc as unnecessary read
mov mic_r5flag,0 ;mic_rsfla^ = '^
jmps mic_rwoper »'perform write
alloc :
Jnot an unallocated record, requires pre-reaa
mov mic_unacnt ,iJ ;mic_r.nacnt = </
mov mic_rsflag,l ;mic_rsfla<^ = 1
>"drop tnrou^n
;to rwoper
Common code for READ ana '.'/RITE follows
rwoper
:
;ent9r nere to perform tne read/write







; n s t sec to see'£
Jactive nost sector?
mov ai ,1
xcng al ,mic_ns tact
test al,al
jz mic_filnst
; always becomes 1
j'was it alreaay?
;fiil nost if not













; same lisle, same trac;<, sane DUffer?
mov al ,mic_seK:&5i
cmp ai ,mlc_ri5tsec ;mic_se'-cns t
;= mi?_nstse.-?
jz nic_matcft JsKip if ma ten
mic_nomatcn:
jDroper distc, but not correct sector
mov ai, mic_nstwrt
test al,ai ;"lirty" cufter ?
jz mic_fiin5t ;no, aon't write




;may nave to fill tne nost buffer
Tiov ai ,mic_seKa?K: ! mov mic_nstdsic ,ai
mov ax »mic_sefctr£ ! mov mi c_ns ttric ,ax
mov al ,mic_seK:iist ! mov mi c_ns tsec ,ai
mov ai ,mic_r5f lag
test al,al ir.eec to read?
jz mic_filftstl
call mic reainst yes, if 1
mic .filnstl:
mov mic ristwrt,0 j'nc penaing wrt
mic_matcn:
;cop7 data to or from buffer depending on "mic_rea(iop'
mov ai ,mic_seK5ec JmasK buffer numbe
and ax,mic_secmsK:
mov ci, ? ! snl ax,cl Jsnift left 7
; ax !ias relative nost buffer offset
add ax, offset mic_n5tbuf
mov si, ax
mov di,dma adr
;ax nas cuff aadr
;put in si reg
Juser buffer is
;de5t If read op
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; w n i c f- way?
JsiciT) if read
mi
write operation, marK and switcn direction
710V mic_nstwrt,l ;mic_nstwrt = 1
;( dirty Duffer now
xcng 5i,di ;source/c! est swap
-nov ax,DS
mov ES,ax
mov DS,dma_sef Jsetup ES,£S
rwmove :
cid ! rep movs AX, AX
Dop ES ! poD DS
»'nove 15 bit words
;restcre seg regs
mi
data nas been moved to/from nost buffer
cmp mic_wrtype ,mic_wrdir ;write directory?
mov al ,mic_erf iaf? Jin -^ase of errors
jnz mic_return_rw ;no processing
clear nost Duffer for directory write
test al,al Jerrors?
jnz mic_return_rw js.-cip if so
mov mic_nstwrt,2 JDuffer written
call mic_writenst
mov al ,mic_erf la^
_return_rw:
ret
^IICROPCLIS HARD DISK SUBROUTINES
mic_readns t
:
mov mic dir,i? ;indicate reac or writ'
;not loader biosENDIF





;clear int to be sure
;^et resource
ENEiy f'mdbter and noi
f'iodder bios
IF not master and not loader bios
call request ;^et resource
2NQIF
IF not loader tios







Tiov al ,mic_resul t
mov mic erflae^,al







IF master and not ioader_bios
sti ; restore int
ENCIF
IF not loader bios













SNDIF not loader cios
IF master and not loader Dies
cli
call ?et common
;clear to be sure
J set resouF'^e
SNDIF ^master and not
loader
IF not master and not loader Dios
call request
EN DIP
IF not loader tios
get resource













mov bx, offset mic_wrt_msg
call pms^
mov mic_erf lag,i5f fn
wrt ret:






indicate tne er: 'or
ENDIF not loader Dios
IF master and not loader_Dio5
sti ; res to re in
t













nov mic cml byte,bi




TlOV mic_parml , bl
TIO V ex, mic fist trtc
mov mic_parn<: ,ci
TIO V mic_parm3 ,cn











; type of cormand
;adj for nead nu.n
f'unit and nead set
j'trK now set
;sector set















IF master and not loader bios
.ot leader Dios













Tiov mic_re5uit ,0f fn

















TIOV di, offset ^ic_nstDu:
mov ax,cnemse^


















ilNDIF ;not loader Dios
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;routines are only used
IF MASTER and not loader_bios ; by interrupt naniier
;Subroutlne: mic_5tatus
»Entry Conditions: none




; This subroutine reads and returns tne current




rrov al ,mic_rstr n_on
out rTiic_portb,al
mov al ,rT:ic_s tr b_on
out mic_porte,ai
mov al ,mlc_str b_off
out mic_porte,al









; bring in status
Subroutine: mic_send
Entry conditions: parameters are calculated and in
tne byte variables
Exit conditions: parameters and con^mani nave teen sent
Registers altered: none




Tne command byte, six parameter Dytes











mov a 1 »mic_parml L bxj










i n c t X
dec ai ;done?
Jnz mic_5enl_l isel another
rei
;Subroutine: mic_cmcl_out
jL'ntry conditions: 'ordy' signal nas been issued Dy ine
; disK controller and 'cm'l_Dyte'





; Tne command in tne byte variable 'cnd_byte'
;is sent to tne disi controller.
»
mic cmd out:
pusn ax ; save ax
mcv al ,mic_cmd_by te
out mic_porta,al ;to bi-dire'- tionai
Tiov al,mic_cmd ;enable cmd line
out mic_porte,al
mov al ,mic_acK_on Jactivate output
out mic_porte,ai ; buffer
mov al,mic_wstrb_on ; pulse tne write
out mic_portb,al Jstrobe
mcv al ,mic_ws tr D_of
f
out mic_portb,al
mov ai ,mic_ac£_of f Jde-activate tne






;Entry conditions: 'ordy' signal nas been issued by tne
; diSK ::ontroller and al contains value










pusn ax Jsave ax
out mlc_porta,al ;to bi-directional
mov al,mic_data ;enabie data line

















; s t r b e
Jde-activa te
; out put buffer
; res tore value
Subroutine: mic_lata_in
Entry conditions: 'irdy' signal r.as been issued
disir controller












mov al ,mic_r5tr b_on
out mic_portb ,al
mov al ,mic_s tr b_on
out mic_porte,di
mov al ,mic_s tr b_of
f
out mic_porte,al
mov ai ,mic_r5tr b_of

















Tne executing program will wait nere






















Tr-e execution of tne pro^ran will














ret ; ready now
Subroutine: mic_ordy
Entry conditions: none





The execution or tfte program will wait
nere until 'ordy' is issued by tne controller.
iic_ordy:
















































ENCIF ;end of routines
;used by interrupt
IF not loader bios




mic cs 7Z rw 1
org 5(^00n































'Reselling . . . ' ,k?
cr,lf, 'Micropolis Disx Resei Error
cr,lf,'Use of Drives H - L v»iii '
'produce unpreliciaDle results'
c r , 1 f , 1 f , e
cr, If, 'Write Access net
'Permllled on Tnis '
'Drive ',fej




















































































una Hoc rec cm
last unailoc diss.











PROGRAM LISTING OF CPMMAST.DEF
The foiiowine diSK definition staterrenis were usel with
tne G2NDEF facility to generate tne dlSK parameter taoies.
disKs 12
di5«:aef ,1 ,26,0 ,1024,71 ,32»fe5 ,2















PROGHAr^ LISTING OF CPMMAST.LI3
Tne foiiowln? CPI^MAST. Lli^ file is createti by rne GENDEF
utility wr.en tne CPV!>^AST .DEF is used as tne source file.
» DISKS 12
IpDase equ % 2ase of DisK: Parameter Elcclcs
dpei? dw x-it?,e'^0en , Translate Tacie
dw i;i)v30n ,i?0i5zn Scratcn Area
dw dirDur,dpb0 ; Dir Suff, Parrr 31cck:
dw csve,aiv0 CnecK:» Alloc Vectors
dpel dw xltl,{^e(?0n Translate Table
dw i6'e0en,z0et^n Scratcn Area
dw dirDuf,dpDi ; Dir Buff, ParTi BIock
dw csvl,alvl Cnecic, Alloc Sectors
clpe2 dw xlt2,eei^i'n Translate Tacie
dw Zi^00n ,i?fe3fe5iJn Scratcn Area
dw dirouf,dpb2 ; Dir Buff, Parrr BlocK
dw csv2»alv2 ; CnecK, Alloc Vectors
cLpe3 dw xit3,Z0fc'0n Translate Table
QW eeeen .e-ei^-en Scratcn Area
dw dirbuf,dpD3 i Dir Buff, Parni BiocK
dw csv3,alv3 CnecK, 4110C Vectors
dpe4 dw xit4,^000n ; Translate Table
dw 0?00n»e00fin Scratcn Area
dw dircuf ,dpb4 Dir Buff, Parn BlocK
dw csv4,alv4 CnecK, .iiloc Vectors
dpeb dw Titb,ii'k;00n Translate Table
dw 0000n,0k;00n , Scratcn Area
dw airDuf,dpb5 Dir Buff, Parr Blocic
dw csvb ,aivb CnecK, Alloc Vectors
dpe6 dw lite ,0000n Translate Taole
dw e000n,Z000n Scratcn Area
dw dircui' ,dDb6 Dir Buff, Parm Blocs
dw csvtj,alvb CnecS, Alloc Vectors
dpe? dw xit7,z00t;n 'Translate Table
dw ?000n,0i:00n Scratcn Area
dw dirbuf ,dpb7 Dir Buff, PariTi BiccU:
dw csv7,alv7 CnecK, Alloc Vectors
dpe8 dw TitB ,^'000n Translate Table
dw 0000n,0e00n Scratcn Area
dw dirtuf.dpbS 'Dir Buff, Parn BlocK
170

dw csvB,aive JCnecK, Alloc Vectors
ipe9 dw iil9,00e;0n ;Tran5iate Table
dw 0?00n,e000n ;Scratcn Area
dw dirfcuf,dpt)9 ,Tlr Buff, Pam £1ock
dw csv9,aiv9 ;Cneclc, Alice Vectors
ipeld Iw xiti0,ee00!i ;Translate Table
d* 0000n ,2000ti ;Scratcn Area
dw dirbuf ,dpbl0 ;Dir Euff, Farm Blocic
dw CSVli:" ,31710 iCnecK, Alloc Vectors
dpell dw XI til, 0000.1 JTranslate Table
dw 0000n,0000n JScratcn Area
dw dirbuf ,dpbll ;Dir Euff, Farm tiocic
dw csvll,alvii ;Cnec:-c, Alloc Vectors
f DISKDEJ 0,1,1^6 0,1024,71,32,0,2
dpb0 equ offset S ;Disx: Parameter i;locK
dw 26 jSectors Per Tracij:
dtJ 3 ;B1oc« iinift
db 7 JBlocic ^^asK
db ;£xtnt ^asK
dw 70 ;Disic Size - 1




dw 2 ; Offset








aistJ equ 9 JAliocation Vector Si
CSS0 equ ;CneciC Vector Size
» DISKBEF 1,1,26 b, 1024,243,64,04, 2
dpbl eju offset S ;Di5iJ: Parameter i:locK:
dw 26 ;Sector5 Per Tracir
db 3 jriocic snift
db 7 ;3locff ^asic
db ;£xtnt ^^asi:
d*/ 242 JDisx Size - 1
dw 63 ;Director7 rax
db 192 ; A11OC0
db ;aiioci
dw 16 ;Cnecic Size
dw 2 ; Offset










alsl equ 31 Allocation Vector Size
cssl equ 16 ;Checu: Vector Size
> DISKCEF 2,1
dpt)2 equ dpbl JEquivaient Parar.eters
ais2 equ alsl ;SaTie Allocation Vector Size
CS52 equ cssl ;Same Cnecifsum Vector Size
xlt2 eau xltl JSaTie Translate Tanie
» DISKDEF 3,1, 156 ,0.16384.275,128.0.1
lpb3 equ offset s JDisx Paran-eter Eiccic
dw 155 ;Sectors Per TracK
db 7 ;BiocK Snift
db 127 ;SlocK ^ias£
db 7 JExtnt .^asK
dw 274 ;Disic Size - 1






























































ID ley, lie. 111 112
db 113,114, 115 ,116
lb 117,118. 119 120
db 1^1,1^2, 123 124
at 125,125, 127 ,123
db 129,130, 131 132
db 133,134, 135 ,136
db 137, 13S, 139 140
db 141,142, 143 144
db 145,146, 14'^ 14B
db 149,150, 151 ,152
db 153,154, 155 156
ais3 equ 35
C5S3 equ <£



















































Sa-ne Allocation Vector Size
Same Cnecicsum Vector Size
Same Translate Table
Equivalent Parameters
Same Allocation Vector Size
Same CnecKsum Vector Size
Same Translate Taoie
Equivalent Parameters
Same Allocation Vector Size
Same Cnecicsum Vector Size
Same Translate Table


























































































;Ailo cation Vector Size
;Cnecic Vector Size
;Eauivaient Paraneters
;Same Allocation Vectr Size
;Same Ctiec'r^surr Vector Size
;Sa'ne Translate TaDie
JEquivaient Parameters
;Same Allocation Vectr Size
;Same Cn«=cK:sum Vector Size
JSame Translate Table
;Euuiyalent Paraneters
;SaTne Allocation Vector Size
JSame CnecKsurr Vector Size
;Same Translate Table
;EquivaleRt Parameters
;Sd7ie Allocation Vectr Size
;Same Cnecl^surr Vector Size
ySame Translate Taoie

















































enllat eau Offset $



















i'ni 01 Scrat- n Area
Size of Scrat en Area




PROGRAM LISTING OF RXFL0P.AB6
Pro^ Na^ie : RXFL0P.AB6 (REMEX FLOPPY DISK
ACCESS C0D2^
Date : 5 April 19d3
Modified by: MarK 1. Perry
For : Tnesls (AEGIS ^odeiins" Group)
Advisor : Professor Cotton
Purpose : Tftis code is an include file w/'in CP'-IEIOS . A86,
It contains tne code necessary to access tne
Remex floppy diss drives and generate a
loader for tnem.
Tnis configuration is set for CP/N' loa-ical
drives 1 (A: S. B:) and 2 (C:). To alter
cnange code in READ and .VFITE routines.
Equates
Disit Controller command Dytes ana mas'cs (RE^'EX)
di_rdy_mast equ 08H
dic_rd_cmdl equ It^llH Jread command
dic_rd_cmd2 equ 1012H
dK_«(r_cmdl equ 1021xH ; write command
dis:_wr_cnd2 equ li422H
tries equ 10
drive2 equ 2 ;CFM logical dSK ^ for
>• drive 2
REMSX Interface Controller Ports




Q?^ DEVICE SPECIFIC CODisl
entered from tne main CP'iBIOS's jump vectors





ret >*no special action reauirel
rxf lop_nof^e
ret ; no special action reauirel
rxf lop_5eldsx;
ret no special action required
rxf lop_set trK
ret f'no special action reauirel
rxf iop_setsec








TIO V Dx,lic rl cmll ;force a read on drive 1
EMDIF ; ioacler_Di OS








ncv bx.dic rd cPidS
request ticiret nnnter
;CP/M logical lisH- Nc. for
JRemex floppy drive Z (C:)
; set up to rd drive 1 (B:
)





If not loader bios
;not loader_bics
;perform tne read
;xfr CPM buffer into .-nemory
call release j'free resource
ENDIF























bx ,dX wr cmd2
»' request ticKet number
;CP/M logical disK No. for
;Remex floppy drive 2 (C:>
;setuTD write to drive i (fi:)
















ENDIF ;not loader Dies
ret
5,sW'?ir'?5?V'r5?V^« WspJ^Jie5?n5SiS*rV5|5s;s».5".«V5iSVWSp^»?Vs?VJrWVi ;.t :.;;;«V 5.5 V- VI."
REMEX FLOPPY DISK SUliROUTlNES
V >:« 7,c J? >?: sp j;j r.c :5c Sit ;(< ;:« :p 5je ?;« j;: .7 • : j,c V :? )f. if. VV V JitW s;: Jr V ;.!V J.:VW ;,t 5.= J.: si-V ;.= VV
buill_pacicet :
PUSQ e s





















mo V p_insD ,'l^:<cen




set up es to address comrron
memo ry
«=nter read cole in pacKet
clear pacKet status word
clear register
s-et tracK ^
enter tracic t^ m packet
set nead no. to
set sector no.
put nead ^ sec n m packet
address of CF'^ ouffer
CP"^ Duffer ms D





mov dK cnt, tries ;ioad
sendi:
in al ,status_re^










oui: c.'n(i_re^,ai Jload extendea address
nov ax,0004:n ;pac}cet offset
out p_addr_lo,al Jtransfer low tyie out
no V ai ,an
out p_addr_ni,al ; transfer ni Dyte out
c]ie':K:_result
:
nriov ax»p_status ;ioad status word
cnp ay»e00lR ;cnecK for success
je success_real




mov dK:_err_code,ai Jsave error coie
nov p_status,0 Jciear status word
dec dlc_cnt ;reduce retry count
jnz sendl ;if <> ';:' try d?ain
nov result, ?FFH Jreturn failure code
jTips 3K:_execute_ret
sucf'ess_read:






pusa es I pusti d










no v es ,ax
710 V ds ,d>7ia_seg
eld
rep novs ax, ax
pop ds ! pop es
;set up for write operation
xfr:
;nove as 16-Dit words
ret


























Jextended Dits or Dufrer address
jsize of data ciocx:
•risr 7ariaBles-
c ses S
ds err cod e dt? fcJCK ;returned
dK_cnt dt eeH
result rb 1






PROGRAM LISTING Oi' LTRMAST . Ci'G
Prog Name :LDRMAST.CFG
Date :5 April 1983
'Written Dy :.Mark i. P = rry
For :Tnesis (AEGIS Modeling Groups
Advisor :Profe5Sor Cotton
Purpose :Tnis '?ode is an include file witnin
LDCPM.Aee. It contains tne device
taDles for access to initialization
read, and write routines and was
developed to acco.npany tne boot rom
DEFINE nunits
nunits db 1 Joniy a single drive for tfie loader
INITIALIZATION TAiiLE
intbl dw- offset rxflop_init Unitialize P.emex
dw e
ADCITICNAL OFFSETS
rdtbl dw offset rxf lop read
wrtbl dw offset rxf lop write
nmt bl dw offset rxf lop. noTie
dsxttrl dw offset rxf lop seldsx
trict bl dw offset rxf lop set trie




PROGRAr^ LISTING Ul LTRMAST.DEr
Tnis is the disK aefiaition siatp.n^ent used for tr.e
loader routine. Tne system is configured in tne loading
pnase as a single disK: system to minirrize tne space
requiremen ts .
disKS 1



































i Jfidse of D15K Paraneter tlocics
xitZ',00?fe;ii ;Transiate Table
e^iJZG ^ee^'en ;Scraticii Area
di rbuf ,dpD0 ;Dlr Buff, Par-n ilocK:
CSV^/5 ,diV0 ;Ciiecx:, Alloc Vectors
riSKDEF 0,1,26 ,6,1024,243,64.64,2
offset s ;Di5i paraneter Biocs















20, 2b, b, 12
IS, 24, 4, 10
16,22
31 ;Allocation Vector Size
16 JCnecs: Vector Size
slNDSli"
Uninitialized Scratcn .Memory Follows:




enddat euu Offset $
datsiz equ offset ^-begdat
db




End of ScratcG Area
Size of Scratcn Area




PROGRA?^ LISTING OF RMXROM.Aee
''' Ttiis Customized ROM loader for CP/M-e6 nas ^'^
==* ttie following hardware configuration:
' Processor: iSPC e6/l^a ^
'^ Lis ic Controller: Re ti ex Data Ware nous e •'
'^ or tne iSBC •dkH.'d'^Z "^
^ r^etiory model: BtJyfeJ "'^
"* Programmer: M.L. Perry '^^
:? :(« sj: 3?^^ ;;t jp jp jps^e :? ;p >? Sf: ;;e :p 3? J?: ^t jp s: 5?V sPnC JP* i? 5? JP 5? 5? sp s? n: 5? ?;« JP 5? 5? V^ J? i? 5?^ 5P ^
^ Tnis is tne HOOT ROM wnicn is resident -
••" in tne 957 monitor. To execute tne ooot
'^ the monitor must ne broue-nt on-line and ^
~ tnen control passed Dy "gffd4:0" or ty '•'
"^ "fff
f
d4::e004:". Tne first monitor command '^
'^ will Doot to an iSBC 20'^ disK and tne '->'
"^ second command will Doot to the Renex
.
"J* First, tne ROM moves a copy of its data ^-
=p to RAM at location 00000H, tnen it ^^
' initializes tne sesnent registers and tne'-'
~ stacK pointer. Tne iifHby peripheral mt- "^
"^ ruDt controller is setups for interrupts
' at'ieH to 17H (vectors at eze40H-fc4:-0DFH
)
-
^ and edre-trigeerea auto-EOI (end of in- "^
-^ terrupt) mode witn all interrupt levels '•'
"* masxed-off. Next, the appropriate device^^
=^ controller is initialized, and tracic '='
"^ sector 1 is read to determine tne target -•'
'^ paragrapn address for LOADER. Finally, ^
•" tne LOADER on tracK sectors 2-26 and -
^ traci 1 sectors 1-25 is read into tne
'^ target address. Control then transfers '^
==* to tne LOADER program for execution. ROM ^
-" contains the even memory locations, and'-'
^ ROM 1 contains tne odd addresses. JjOOT "^
'^ ROv uses RAM between e)00i30E and 4J02?FFH -
"* (absolute) fora scratcnarea. '^
:je JF ;;: sp :? :;« jje ;p :(: J? :;c :? ;? ;ie jp 5i« j^e jjt 3? Jit :? jjt >? }? sjc jje )? ;;e sjc s? 3j: 3? 3j! >? jp ;? sis jj: :^ »iev s? >p )^
IBS

}?}fi;fi^:,i»,i3;f>fi>,t}fii,i^if3p:iix;frfi^3fiV EQUATES ^'ifiVifi^WWWtfi V-t,i-:ii,- i.i^- Vfi Ki^iV'
Miscsilaneous equates
CT equ ZdE JAscii carriage return
(li5K_type equ eiH Jtype for iSiiC 'di^'d disK
if equ 0aH ;Ascii line feed
re!neT_type equ ^2E »'type for REMEX floppy
roTiseg equ 0ffl4:Q ; base adaress
5ector_size equ 128 ;CP/f^ sector size
start_trKl equ 0c3n
18251 USART console ports
CONP_data equ feJdSH ; 18251 data port
CONF_status equ eiaH ;i82bl status port
— Eisi Controller command bytes and masKs (iS£C 'd'/2)
I
DK_cnKint_Tia5l?: equ 0434H JmasK to cnecn: for DK interupt
DK_noTe_cmd equ efe;3H Jmove to none position co^irrand
DlC_read_cmd equ ;^Z4H ;read command
INTEL iSBC 202 DiSK Controller Ports
D£P_Dase equ e'^SH ;ctrler's case in CP/M-Bb
DKP_re5ui t_type equ Dl?_base^l ;operation result type
DKP_resul t_Dyte equ DKP_Dd5e-^3 I'operation result oyte
rKP_re5et equ DKP_base^7 Jdisi reset
DKP_status equ DK?_Dase ;dis£ status
DKF_iopb_low equ DKP_base+l Jiow addr byte of icpb
DKP~iopb_ni^n equ D£P_base^2 ;nign addr byte of lopo
— REMEX floppy disic drive equates-
18b

dH: rd cmdl equ 101lh
lK_rdy_ nasir equ een
cniri err masK equ e!4n
d err masx equ fc?8n










? read for drive 1





























;Enter nere witn ?ffd4:0 command for iSEC 2fe^2 Doct
T^ov DL,disi£_type
j-nps Start_boot
;set ooot type to lisK
»go start cocLe




Jset boot type to remex
move our aata area into RAM at 43k)t5i:' :e2k'0
rrov AX,CS ;point DS to CS for source
mov DS,AX
-nov SI,databegin ;start of data
mov D I, off set ram _s tart ; offset of destination
mov kl,'^ ;set dest segment (IS)
mov ES,AX ; to 0000
mov CX, la ta_ienfftn Jnow mucn to move (bytes)
137

rep movs AL,AL ;:^ove I'rom eprom,
; Dyte at a time
set se^-nent registers and initialize tne stacK
mov AX,e Jset DS segment to ^''i^^ ^
;now in RAM
mov DStAX ;data sefirment now in RA"^
nov SS,AX
mov SP,stack_offset ;init staci segment/pointer
eld f'clear tfte direction fla?
Setup tne 8259 Programmable Interrupt Controller
mov AL,013H
out PIC_59pl,AL ;S25ya ICW 1 Bfc^Se mode
"10 v ALtfc'ieH
out PIC_59pH,AL ;y25ya IC* 2 vector P 40-51
mov AL,01fH
out PIC_5yp2,AL ;b2b9a ICW 4 auto 501 master
mov AL,0n'H
out PIC_59p2,AL ;825ya OCW 1 masi all levels off
5? vj;«:?sit»;t^:5c ;?>?;?:? iPANCH TC SELECTED TEVICE FOP. tOUT ^^^'f-^^-r-^-^v.--^'!'
determine if bcotins- to iSBC 2/2 or to REMEX
cmp DL,dis:c_type ;is tnis a i2!^2?
jne Doot_remex jif not, boot to REl^iEX
•^T!i:^vf.-sf.xf.3f.^i^rti-^Jti7f.xf.7f.jf.jf.rf. j_SBC 24:^2 SCOT CODE -?'?Ji:'?'^5?'.= V^:^5;
Boot_i202: ;return on fatal errors
;Rest and initialize tne i>^DS c0fe5 Diskette Interface
»
in AL, DKP_result_type ;clear tne controller
in AL,DKP_re5ul t_Dyte
out DK?_reset,AL ; AL is dummy
; for tnis command
none tne iSEC 2^2
mov D5__io_com ,DK_nome_cmd ;ioad io command
call DK"_Execute_Cmd ;nome tne disi
mov DK_io_com ,CK_read_cmd ;3ll lo now reads only
get tracic 45, sector 1, tne GENCMD neader record
mov PX, offset ^enneader ;offset for 1st sector D^A
mov Dll_dma_addr ,i3X >*store dma address in lopo
18?

mov rK_secs_tran,l ;tran5fer 1 sector
mov DK_sector,l ;start at sector fl
call DK_Sxecut8_Cml jreal tracx ic , sector 1
eel tri£ 0, sect 2-'dti , and place in fiA,'^
!Tiov ES,aDs_iocation Jseement ioc for LOADER
mov AX,£S ;to AX to manipulate
-nov CL,04: Jnust xiat to Ib-cit alar
sai AX,CL Jsnift se^nent
mov DK;_clrra_a(l(lr ,AX jstore dma aadress m iopD
mov DK_secs_traa,2r3 ;tranbfer Hb sectors
mov DK~ssctor,2 ;5tart at sector t^'d
call DK_Execute_Cml ; read trK 2, sects 2-2b
^et trK 1, sect 1-25, put at next place in HAI^
mov AX,ES ;compute offset for tractc 1
add AX,start_trKl iadd in *nat already read
mov CL»i?4 Jmust xlat to 16-Dit acdr
sal AX, CI jsnift segment
mov DK_dma_addr,AX ;store dma aadress in lopD
nov DK_secs_tran ,2b Jtransfer 26 sectors
mov DK_5ector,l Jstart at sector #1
mov DK:_traclc,l ;start at track: nl
call CK_yxecute_Cmd ; read trie 1, se-'ts l-2b
jmp JuTp_To_Loader igo pass control to loader
s;SJ;tJie;?3pn«jp3;«:?s^Jit5!eJ!c:5S5iCJ?::!CJie5P^ REMEX BOOT CODE V^'P'i'Si^'iS'P^'P'r**:?'?^* V^^P V=P
boot_remex :
mov AX.'r'memseff JmaKe ccmrron memory
mov ES,AX ;addressacie
?et tracK 0, sector 1, tne GENC^D neaier
boot_again: ; return nere or. errors
mov £X ,dK_rd_cmdl ;5et up to real drive i
mov an,^^n ; tractt
mov al,01ii ;sector 1
pusn ax ;save it
call build_pacK:et Jdo it
call send_pacK:et
mov di, offset genneader r'set up destination
mov ax, Is Jset up source
call xfer_Duffer
get load location from 'iENC^'^D neaaer




















Jconven lo lb bit
;UX now has loal allress
;now in di
igei next sector




; real next sector
;absolute loal







j?;?ejjtnsJ?:5?:?Jit>?5;<V5P'it'SCV PASS CONTROL TO LOAi^i^R '•."i'^'PVSieWSitVSrSKspvspJ.xi^esiev
;ju'np to ioaier
;reset sector nurroer





Jsetup far jump vector
mov leap_of f set ,^ joffset of LOADER
jmpf aworl ptr leap_offset
3|t;;s:5cv;ic;i!;?;)t;p;?V^'P--?3^'?'iS=?
t- N D OF '^AlN COLE '^^ V JP JP ^ 5? »? Tt :? :?^ 5? 5?V S?5i5 5? 5?: J?^ 5;s
j:;«3;tj;s:(s:p:j;ej)e>;«;?^jp 5EG-INNINS OF SQijROUTINES =r^5P'i«^s?'is^*»i<'!'5?5?'P V'i« VISJPI'
V
^ jp :?: ;?^^ j;c ;;s S: 5? 5? J? JP V J;'V »? 5^ J? 5? SP 5? 5? 5? 5?^ J? -.« ^^ ". 5n »;« :;i ?;«V -.« -r
=^ CONIN suDroutlne
>p >p^ ^ ;? rp >p jp ;jt jp j^ jp :.;{^ ;;! :p ;p ^ jp 5P V jp sp j^ :p ;5e ^ jp ^ V =P spV JP JPVP ap
:allei from: DK_Execii
Conin: j'^'^ returns console se
''''='' parm in - none
=?'? parp out - returns
in AL,CON?_status ;get status
ani kL,2 ;see if reaiy-b
jz Conin ;ifnot, itis
in AL,CONP_lata ;reaGy, so real
and AL,ti7fH ; remove parity











;;« ;?c JiC jp sp ;5t ;9C j;t jp >p :(t ;<c se Jjc ;;« J^ S« * tC sp ;!t ;?t^ :9:V^ sp siC V s? 5? JStV J? Jft JP s^c JP 5? 5? Jf 5?V V Jit ^V 5? 3r ^«V J.' T^
CONOUT suDroutine '-^
caiiel from: Frint_Msg.
Conout: i'^'* write onaracter to console Kpyboara.
=««=? parm in - cnaracter to be output in CL
.-?st parm out - none
in AL,C0NP_5tatus Jget console status
and AL.l ;see if ready-oit i^-is set
Jz CONOUT ;if zero, not ready-teep
mov AL,CL Jload input parm to AL fo
































Jcailed from: in-line from 5oot_iHt^:£.
;'*'* Executes a diss read/write command
',=^'^' parm in - DMA addr in SX.
;=p'i* parm out - none
disK controller via two ports (2 Dytes)
_re5Uit_type ;ciear tne controller
_result_Dyte ;clear tne controller
fset DK_iopD ;ffet address of iopb
opD_low,AL Joutput low byte of iopb aadr
;ioad nign byte to AL for output
opD_nie:n,AL Jout nign byte of iopb addr
nterrupt from disx controller
_statu5 ;get disK status
_cniint_masic interrupt set?
nt ;if not, Keep cnecsing
rrupt signifies I/O completion
_resalt_type ;*;et reason for interrupt
H ;was I/O CO plete ?
result ;if so, so cnscK tne result byte
_iopc ;if not, go try again
t byte for errors
_result_byte ;get result byte
iJH ;is I/O complete?
err ; if not, fatal error
191

anl AL.efeH Jcnecu: for error in any Dii
Jz DK_executs_ret ;no errors, go return
Fatal_9rr:
nov CL,i:J ;ciear CL for counter
Ftest:
rcr AL,1 JcnecK eacn Dit of result
inc CL Jcount eacn bit
test AL,t?l Jtest eacn Dit
jz Ftest Jzero, go cnecK next
rfov AL,CL Jnot zero, error, inc count
fnov AH,fe;' Jciear ni^h
add AX, AX ;doubie for idx to word taoie
.-nov SX,AX ;ioad BI as index
nov £X,errt bi [BXJ ;?et addr of error mss
;print appropriate error message
call Print_Ms^ ;»^rite rnss to console
call Conin Jwait for icey stride




3;c j;t jjc :ff jje Jic Jit ;je ^c s;e se ;i« ;?: :5t 3i« ;? jp 3? j)t Jjt ;? ;?V ^ 3i« 5? 3? ;?« nt 3? J? sp 5;c V J? i.t »? J? 5? sp 3? n«V =•• ^' V -?V




tries ;ioad count for retries
send_l:
in AL, 5tatus_res:
and AI,dK_rdy_(rasK Jcnecic interface ready
c-np AL,een Jready?
jne 5end_l ;if not, repeat
Tov AL,lcn ;ioad extended address
out cmd_reg,AL
T10V AX,0004q ; packet offset
out p_addr_lo,AL ;transfer lo oyte
Tiov al,an
~
out p_addr_ni,al ; transfer ai byte
cl£_result
:
mov AX,p_status Jload status
c-np AX,0001n Jcnecic for success
je 5uccess_read
c-np klfii^-ic^a ;cnec!£: for failure
jne retry
jnps ':K_result ;not finisned
retry:
nov p_sta tus ,20fc;0n ;clear status code
dec ES:dK_cnt Jre uce retry count
jnz send_l
nov BX, offset errtbl
192

;d(ljusi for tdDle eniry










V J? 5? =;« J? »r tSV JJt Jp 5? Sft =;« JPVV ^ =? >;* =P Tt 5? J? 5i5 5? JiS =r^^ SP i? JP 5;« =!< SP J? Sit^ J? 5:S JP 5i« SiS V JP =;« 5!e J? tS nt 5.« =?
;p J5t 3? jje jp ^ S« »;« V J?V JP ^t JP 1« sjt V sp »!« JP ^ VP J? 2? =?^ ^ V sp 5i< >? J;« ns :p 5? sje^ =? 3? Jjc 5?^ -.= -^^ •
"^ RL'.YEX Duiid_pacij:ei suorouiine
;.!VVJ<!J.«'.! VVV'PVV VVSiSVV5.«V WV-.!V5P^sWVWSpJpWWWW W.Si?:
buiil.pdcset
nov ES :p_.'nodi f iers , Dx
mov SS :p_sT;atu5 ,t;
nov dx,i5i5tJ0a
mov d 1 , a n
mov ES :p_ira'"ic_no ,dx
mov dx,e'045 0n
mov di ,al
mov ES :p_nead_5eci »:!x
mov ES :p_mem_aldr,<?ie5i5n jaddress of Cuffer
mov ES : p_m5 D ,i^'^0en » du fer ms b
mov ES :p_word_couni ,64: ;aumDer of 16 Cii wds
re I
>;« jp 3S JP sp :p sp >P JP JP ^^t sp V n« J!« JP sp Jft sp sp spV sp s? 5PV SP >P SP 5P 5;s SP sp SP SP ap V >P 5? iS«^ JP »P *? SP SP !? 5? 5P SP 5P ^ >? ^
JP^VSPV:;: VVJP V^SP VViPVVVVVVJP?,!Vn;5? V;pVV'PJP»P^jpjp5PN<5P'P=pJp5PT:»pJpV';«'P'P'rJP'P=P^'P'P=P







;5et sector and nead
> enter in pacitet
•? *!• spV •.*V VV 'P *P 'p ^ -i* '? *P ' ' V V ^» 'P 'i^-P^ 'P ;.: ;;: ;.; i,i ifi
:
iJiSJPV^ViPWW





mov 5 i,;^ Ik; en
mov ex, 64
cid
rep movs AX, AX
pop dslpop es
ret
:^ :? ;i? ^ JiC ;p ^ J? ;p 5;t 3f ^ ip jjt ;^ :^ J? ^ j;« J? ;? ;? 3? 3? jjCijC JiC JjC^ V 5P 5P f« sp SP =? 5P SP SP JP 5P 5? =? 5P =? 5? Jp =P 5P^ ap 5;= Jp JP =P 5? =P =?
j;: s,s J.J St >fi -P -P sp >P VV V -P V V »P sp J? J;:V V JP V V -PV JP JP V JP V »PV :p JPV JP -P -
;save segment registers
;set up for transfer





;=^ FRINT_MSC- sucroutine -'='
;caileQ from: Dlc_Execuie_Cmcl.
Print_Msg: ;'^'^ Prints a message to tne ccnscie.
~
'f^"^ pariTi in - address or message in PX.
;^v parm out - none
mov CL,[EXJ Jget next cnar from message
test CL,CL ;is it zero - end of message V
Jz Pmsg_ret ;if zero return
pusn EX Jsave address of messaee
call Conout Jprint it
pop BX ;restore address of message
inc^ BX ;next cnaracter in message
jmps Print_Msg jnext cnaracter and loop
Pmsg_re t:
ret
;?;^;?:;s;.t;,:j?;.s.-;s:;s;^;?.-pVV 2 [Nj D OF SUBROUTINES -.5'^^'-?=.!-.= ;.:^ =;«'?'r*?^«'P»? Vi^»P=?n«'r'P»i:
»• Image of data to te irioved to RAM
»
dataoegin equ offset $
»
;a template iSiC 202 iopD (cnannei command - 7 bytes)
Jiopb cnannei word
;io commana
;numt}er of sectors to xfer
; tract to read
;sector to read

































cr,lf. Null Error? ,0
cr,if,'CRC Error ',0
cr,lf , 'Seeic Error' ,0
cr, If , 'Address Error',





Cer7 db cr, if, 'Drive Not Reaay',0
dataend equ offset $
>
data_ienfi'tn equ dataenl-da tabe^in
f
; reserve space in RAM for data area

























;nufT!ber of sectors to xfer
Jtraclc to read
jsector to read













rw 32 Jiocai stacK:
stacK_offset equ offset sjstacic from nere down
t
;i2if byte sector wili be read in nere-GENC^T neader
genneader equ offset $
rb 1
rw 1
abs_iocation rw 1 Jabsoiute ioad location
rw 1
rw 1
J? J? S;< S^e >p 35t j;t ;jt J? Sp ;p ne >;« 5^ 5? >? V SP »;« 5? »? 3? SP 5? J?Jp ^ 5? S;« 5? >? *P 5? 5? 5? 5? 5|<^ 'iJ^ Sp '? 5? 5p^ >? =? nS ^




org 0fe;'fc?4n ; offset of REr^EX packet
p_nodifiers rw 1 Jfuncticn and. ioglc unit
p_st3tus rw 1 ;returned. status
p__tracK_no rw 1 ;selected tracK nu.^Der
p~nead_se'?t rw 1 ;seiected iiead/sertor numoer
p~mem_addr rw l ; tuf f er aadress
p_msb rw 1 ;extenaed Dits of Duffer addr
p_word_count r* 1 ;size of data ciocij
or? hisner than buffer to be sure
org 050eG
dK:_cnt rb 1 >*nurr, be r retries
t
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